





Channel Enabled, DAC=4000, Fit Baseline vs 18°Chip+Chan





Channel Enabled, DAC=4000, Fit Start Time vs 18°Chip+Chan




Channel Enabled, DAC=4000, Fit Normalisation vs 18°Chip+Chan




Disabled 0, DAC=4000, Fit Baseline vs 18°Chip+Chan





Disabled 0, DAC=4000, Fit Normalisation vs 18°Chip+Chan




Disabled 0, DAC=4000, Fit Shaping Time vs 18°Chip+Chan




Disabled 1, DAC=4000, Fit Baseline vs 18\*Chip+Chan





Disabled 1, DAC=4000, Fit Normalisation vs 18\*Chip+Chan




Disabled 1, DAC=4000, Fit Shaping Time vs 18\*Chip+Chan




Disabled 2, DAC=4000, Fit Baseline vs 18°Chip+Chan



Disabled 2, DAC=4000, Fit Normalisation vs 18°Chip+Chan





Disabled 2, DAC=4000, Fit Shaping Time vs 18°Chip+Chan







Disabled 3, DAC=4000, Fit Baseline vs 18°Chip+Chan





Disabled 3, DAC=4000, Fit Normalisation vs 18°Chip+Chan




Disabled 3, DAC=4000, Fit Shaping Time vs 18°Chip+Chan




Disabled 4, DAC=4000, Fit Baseline vs 18\*Chip+Chan




Disabled 4, DAC=4000, Fit Normalisation vs 18\*Chip+Chan




Disabled 4, DAC=4000, Fit Shaping Time vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=30, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=30, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=35, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=35, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=40, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=40, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=45, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=45, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=50, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=50, ADC Noise vs 18\*Chip+Chan



Enable 0, DAC=4000, Hold=55, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=55, ADC Noise vs 18\*Chip+Chan







Enable 0, DAC=4000, Hold=60, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=60, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=65, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=65, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=70, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=70, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=75, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=75, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=80, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=80, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=85, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=85, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=90, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=90, ADC Noise vs 18\*Chip+Chan



Enable 0, DAC=4000, Hold=95, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=95, ADC Noise vs 18\*Chip+Chan







Enable 0, DAC=4000, Hold=100, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=100, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=105, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=105, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=110, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=110, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=115, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=115, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=120, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=120, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=125, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=125, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=130, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=130, ADC Noise vs 18\*Chip+Chan



Enable 0, DAC=4000, Hold=135, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=135, ADC Noise vs 18\*Chip+Chan







Enable 0, DAC=4000, Hold=140, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=140, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=145, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=145, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=150, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=150, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=155, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=155, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=160, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=160, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=165, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=165, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=170, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=170, ADC Noise vs 18\*Chip+Chan



Enable 0, DAC=4000, Hold=175, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=175, ADC Noise vs 18\*Chip+Chan







Enable 0, DAC=4000, Hold=180, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=180, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=185, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=185, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=190, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=190, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=195, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=195, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=200, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=200, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=205, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=205, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=210, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=210, ADC Noise vs 18\*Chip+Chan



Enable 0, DAC=4000, Hold=215, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=215, ADC Noise vs 18\*Chip+Chan







Enable 0, DAC=4000, Hold=220, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=220, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=225, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=225, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=230, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=230, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=235, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=235, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=240, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=240, ADC Noise vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=245, ADC Mean vs 18\*Chip+Chan




Enable 0, DAC=4000, Hold=245, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=30, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=30, ADC Noise vs 18\*Chip+Chan



Enable 1, DAC=4000, Hold=35, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=35, ADC Noise vs 18\*Chip+Chan







Enable 1, DAC=4000, Hold=40, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=40, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=45, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=45, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=50, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=50, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=55, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=55, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=60, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=60, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=65, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=65, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=70, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=70, ADC Noise vs 18\*Chip+Chan



Enable 1, DAC=4000, Hold=75, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=75, ADC Noise vs 18\*Chip+Chan







Enable 1, DAC=4000, Hold=80, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=80, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=85, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=85, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=90, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=90, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=95, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=95, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=100, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=100, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=105, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=105, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=110, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=110, ADC Noise vs 18\*Chip+Chan



Enable 1, DAC=4000, Hold=115, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=115, ADC Noise vs 18\*Chip+Chan







Enable 1, DAC=4000, Hold=120, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=120, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=125, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=125, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=130, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=130, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=135, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=135, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=140, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=140, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=145, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=145, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=150, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=150, ADC Noise vs 18\*Chip+Chan



Enable 1, DAC=4000, Hold=155, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=155, ADC Noise vs 18\*Chip+Chan







Enable 1, DAC=4000, Hold=160, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=160, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=165, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=165, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=170, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=170, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=175, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=175, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=180, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=180, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=185, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=185, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=190, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=190, ADC Noise vs 18\*Chip+Chan



Enable 1, DAC=4000, Hold=195, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=195, ADC Noise vs 18\*Chip+Chan







Enable 1, DAC=4000, Hold=200, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=200, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=205, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=205, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=210, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=210, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=215, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=215, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=220, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=220, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=225, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=225, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=230, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=230, ADC Noise vs 18\*Chip+Chan



Enable 1, DAC=4000, Hold=235, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=235, ADC Noise vs 18\*Chip+Chan







Enable 1, DAC=4000, Hold=240, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=240, ADC Noise vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=245, ADC Mean vs 18\*Chip+Chan




Enable 1, DAC=4000, Hold=245, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=30, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=30, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=35, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=35, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=40, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=40, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=45, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=45, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=50, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=50, ADC Noise vs 18\*Chip+Chan



Enable 2, DAC=4000, Hold=55, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=55, ADC Noise vs 18\*Chip+Chan







Enable 2, DAC=4000, Hold=60, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=60, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=65, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=65, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=70, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=70, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=75, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=75, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=80, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=80, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=85, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=85, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=90, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=90, ADC Noise vs 18\*Chip+Chan



Enable 2, DAC=4000, Hold=95, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=95, ADC Noise vs 18\*Chip+Chan







Enable 2, DAC=4000, Hold=100, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=100, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=105, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=105, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=110, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=110, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=115, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=115, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=120, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=120, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=125, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=125, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=130, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=130, ADC Noise vs 18\*Chip+Chan



Enable 2, DAC=4000, Hold=135, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=135, ADC Noise vs 18\*Chip+Chan







Enable 2, DAC=4000, Hold=140, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=140, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=145, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=145, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=150, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=150, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=155, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=155, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=160, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=160, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=165, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=165, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=170, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=170, ADC Noise vs 18\*Chip+Chan



Enable 2, DAC=4000, Hold=175, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=175, ADC Noise vs 18\*Chip+Chan







Enable 2, DAC=4000, Hold=180, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=180, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=185, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=185, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=190, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=190, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=195, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=195, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=200, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=200, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=205, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=205, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=210, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=210, ADC Noise vs 18\*Chip+Chan



Enable 2, DAC=4000, Hold=215, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=215, ADC Noise vs 18\*Chip+Chan







Enable 2, DAC=4000, Hold=220, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=220, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=225, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=225, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=230, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=230, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=235, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=235, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=240, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=240, ADC Noise vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=245, ADC Mean vs 18\*Chip+Chan




Enable 2, DAC=4000, Hold=245, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=30, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=30, ADC Noise vs 18\*Chip+Chan



Enable 3, DAC=4000, Hold=35, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=35, ADC Noise vs 18\*Chip+Chan







Enable 3, DAC=4000, Hold=40, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=40, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=45, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=45, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=50, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=50, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=55, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=55, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=60, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=60, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=65, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=65, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=70, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=70, ADC Noise vs 18\*Chip+Chan



Enable 3, DAC=4000, Hold=75, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=75, ADC Noise vs 18\*Chip+Chan







Enable 3, DAC=4000, Hold=80, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=80, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=85, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=85, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=90, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=90, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=95, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=95, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=100, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=100, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=105, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=105, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=110, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=110, ADC Noise vs 18\*Chip+Chan



Enable 3, DAC=4000, Hold=115, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=115, ADC Noise vs 18\*Chip+Chan







Enable 3, DAC=4000, Hold=120, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=120, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=125, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=125, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=130, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=130, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=135, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=135, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=140, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=140, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=145, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=145, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=150, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=150, ADC Noise vs 18\*Chip+Chan



Enable 3, DAC=4000, Hold=155, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=155, ADC Noise vs 18\*Chip+Chan







Enable 3, DAC=4000, Hold=160, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=160, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=165, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=165, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=170, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=170, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=175, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=175, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=180, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=180, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=185, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=185, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=190, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=190, ADC Noise vs 18\*Chip+Chan



Enable 3, DAC=4000, Hold=195, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=195, ADC Noise vs 18\*Chip+Chan







Enable 3, DAC=4000, Hold=200, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=200, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=205, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=205, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=210, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=210, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=215, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=215, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=220, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=220, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=225, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=225, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=230, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=230, ADC Noise vs 18\*Chip+Chan



Enable 3, DAC=4000, Hold=235, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=235, ADC Noise vs 18\*Chip+Chan







Enable 3, DAC=4000, Hold=240, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=240, ADC Noise vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=245, ADC Mean vs 18\*Chip+Chan




Enable 3, DAC=4000, Hold=245, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=30, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=30, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=35, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=35, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=40, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=40, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=45, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=45, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=50, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=50, ADC Noise vs 18\*Chip+Chan



Enable 4, DAC=4000, Hold=55, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=55, ADC Noise vs 18\*Chip+Chan







Enable 4, DAC=4000, Hold=60, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=60, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=65, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=65, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=70, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=70, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=75, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=75, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=80, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=80, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=85, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=85, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=90, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=90, ADC Noise vs 18\*Chip+Chan



Enable 4, DAC=4000, Hold=95, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=95, ADC Noise vs 18\*Chip+Chan







Enable 4, DAC=4000, Hold=100, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=100, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=105, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=105, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=110, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=110, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=115, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=115, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=120, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=120, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=125, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=125, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=130, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=130, ADC Noise vs 18\*Chip+Chan



Enable 4, DAC=4000, Hold=135, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=135, ADC Noise vs 18\*Chip+Chan







Enable 4, DAC=4000, Hold=140, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=140, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=145, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=145, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=150, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=150, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=155, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=155, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=160, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=160, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=165, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=165, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=170, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=170, ADC Noise vs 18\*Chip+Chan



Enable 4, DAC=4000, Hold=175, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=175, ADC Noise vs 18\*Chip+Chan







Enable 4, DAC=4000, Hold=180, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=180, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=185, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=185, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=190, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=190, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=195, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=195, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=200, ADC Mean vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=200, ADC Noise vs 18\*Chip+Chan




Enable 4, DAC=4000, Hold=205, ADC Mean vs 18\*Chip+Chan



Enable 4, DAC=4000, Hold=205, ADC Noise vs 18\*Chip+Chan




Chip 0, Channel 0, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	214.5 / 39
p0	$-182 \pm 0.7702$
p1	$4.925 \pm 0.02211$
p2	$1.116\text{e}+04 \pm 1.252$
p3	$30.6 \pm 0.00999$


Chip 0, Channel 0, Enable 0!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 0, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 0, Enable 1, DAC=4000, ADC Mean vs Hold



Chip 0, Channel 0, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 0, Enable 1, DAC=4000, ADC Residuals vs Hold






Chip 0, Channel 0, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	126.9 / 38
p0	$461 \pm 3.183$
p1	$-0.05733 \pm 1.162$
p2	$265.2 \pm 3.202$
p3	$24.32 \pm 0.931$
p4	$-0.06464 \pm 0.008171$


Chip 0, Channel 0, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 0, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 0, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 0, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 0, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 0, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 0, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 0, Enable 4, DAC=4000, ADC Residuals vs Hold



Chip 0, Channel 1, Enable 0, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$

3054 / 38

p0

$517.5 \pm 1.049$

p1

$-6.911 \pm 1.413$

p2

$323.9 \pm 1.049$


p3

$1.721 \pm 1.414$


p4

$0.03044 \pm 0.003976$


Chip 0, Channel 1, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 1, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 1, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 1, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 1, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 1, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 1, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 1, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 1, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	207.4 / 39
p0	$-21.02 \pm 0.722$
p1	$4.942 \pm 0.02867$
p2	$1.111\text{e}+04 \pm 2.099$
p3	$30.81 \pm 0.009916$


Chip 0, Channel 1, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 1, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 1, Enable 4, DAC=4000, ADC Mean vs Hold



Chip 0, Channel 1, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 1, Enable 4, DAC=4000, ADC Residuals vs Hold






Chip 0, Channel 2, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	278.5 / 39
p0	-37.63 ± 0.672
p1	4.907 ± 0.02061
p2	1.123e+04 ± 1.131
p3	30.47 ± 0.009306


Chip 0, Channel 2, Enable 0!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 2, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 2, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 2, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 2, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 2, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	132.8 / 38
p0	$515.8 \pm 3.383$
p1	$-0.1011 \pm 1.274$
p2	$324.1 \pm 3.397$
p3	$21.7 \pm 0.8443$
p4	$-0.06449 \pm 0.008009$


Chip 0, Channel 2, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 2, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 2, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 2, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 2, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 2, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 2, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 2, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 3, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 3, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 3, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 3, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	128.5 / 39
p0	-98.11 ± 0.6886
p1	4.853 ± 0.02267
p2	1.107e+04 ± 1.303
p3	30.5 ± 0.009167


Chip 0, Channel 3, Enable 1!, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 3, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 3, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	436.4 / 38
p0	$505.6 \pm 0.4727$
p1	$-4.815 \pm 9.532$
p2	$312.9 \pm 0.4144$
p3	$-6.547 \pm 3.082$
p4	$-0.2232 \pm 0.001841$

Chip 0, Channel 3, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 3, Enable 2, DAC=4000, ADC Residuals vs Hold






Chip 0, Channel 3, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	616.9 / 38
p0	$507.8 \pm 0.5641$
p1	$-4.54 \pm 8.388$
p2	$315 \pm 0.4801$
p3	$-3.029 \pm 2.753$
p4	$-0.266 \pm 0.00218$


Chip 0, Channel 3, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 3, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 3, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 3, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 3, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 4, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 4, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 4, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 4, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 4, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 4, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 4, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 4, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 4, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 4, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	52.18 / 38
p0	$477 \pm 3.394$
p1	$-2.687 \pm 1.158$
p2	$282.1 \pm 3.457$
p3	$30.09 \pm 1.063$
p4	$-0.1595 \pm 0.009953$


Chip 0, Channel 4, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 4, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 4, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	102.7 / 32
p0	$-147.2 \pm 0.976$
p1	$4.886 \pm 0.0282$
p2	$1.1\text{e}+04 \pm 1.707$
p3	$30.96 \pm 0.01142$


Chip 0, Channel 4, Enable 4!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 4, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 5, Enable 0, DAC=4000, ADC Mean vs Hold



Chip 0, Channel 5, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 5, Enable 0, DAC=4000, ADC Residuals vs Hold






Chip 0, Channel 5, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	311 / 39
p0	$-200.8 \pm 0.647$
p1	$4.669 \pm 0.01824$
p2	$1.12\text{e}+04 \pm 1.214$
p3	$30.61 \pm 0.007373$


Chip 0, Channel 5, Enable 1!, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 5, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 5, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	122 / 38
p0	$487.9 \pm 3.356$
p1	$2.328 \pm 1.173$
p2	$294.5 \pm 3.384$
p3	$22.74 \pm 0.8418$
p4	$-0.1021 \pm 0.008457$


Chip 0, Channel 5, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 5, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 5, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 5, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 5, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 5, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 5, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 5, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 6, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 6, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 6, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 6, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 6, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 6, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 6, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	198.1 / 39
p0	$-122.9 \pm 0.7517$
p1	$5.161 \pm 0.02906$
p2	$1.106\text{e}+04 \pm 1.933$
p3	$30.69 \pm 0.009948$


Chip 0, Channel 6, Enable 2!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 6, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 6, Enable 3, DAC=4000, ADC Mean vs Hold



Chip 0, Channel 6, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 6, Enable 3, DAC=4000, ADC Residuals vs Hold







Chip 0, Channel 6, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 6, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 6, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 7, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 7, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 7, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 7, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 7, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 7, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 7, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 7, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 7, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 7, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 7, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 7, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 7, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 7, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 7, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 8, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 8, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 8, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 8, Enable 1, DAC=4000, ADC Mean vs Hold



Chip 0, Channel 8, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 8, Enable 1, DAC=4000, ADC Residuals vs Hold






Chip 0, Channel 8, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	153.6 / 39
p0	$-160.6 \pm 0.6968$
p1	$4.787 \pm 0.02603$
p2	$1.134\text{e}+04 \pm 1.74$
p3	$30.69 \pm 0.009013$


Chip 0, Channel 8, Enable 2!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 8, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 8, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 8, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 8, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 8, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 8, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 8, Enable 4, DAC=4000, ADC Residuals vs Hold



Chip 0, Channel 9, Enable 0!, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$

221.4 / 39

p0

$-18.93 \pm 0.7705$

p1

$5.23 \pm 0.02283$


p2

$1.096\text{e}+04 \pm 1.308$


p3

$30.46 \pm 0.0105$


Chip 0, Channel 9, Enable 0!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 9, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 9, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 9, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 9, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 9, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	86.06 / 38
p0	$518.1 \pm 3.473$
p1	$3.831 \pm 0.9742$
p2	$327.8 \pm 3.503$
p3	$22.96 \pm 0.7364$
p4	$-0.1211 \pm 0.008502$


Chip 0, Channel 9, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 9, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 9, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 9, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 9, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 9, Enable 4, DAC=4000, ADC Mean vs Hold



Chip 0, Channel 9, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 9, Enable 4, DAC=4000, ADC Residuals vs Hold






Chip 0, Channel 10, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	183.3 / 38
p0	$467.4 \pm 3.451$
p1	$5.425 \pm 0.9578$
p2	$272.7 \pm 3.499$
p3	$22.66 \pm 0.7671$
p4	$-0.1653 \pm 0.008088$


Chip 0, Channel 10, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 10, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 10, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 10, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 10, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 10, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 10, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 10, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 10, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	290.8 / 39
p0	$-218.2 \pm 0.7306$
p1	$5.069 \pm 0.02948$
p2	$1.105\text{e}+04 \pm 2.023$
p3	$30.77 \pm 0.0104$


Chip 0, Channel 10, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 10, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 10, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 10, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 10, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 11, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	422.5 / 39
p0	-16.08 ± 0.6821
p1	5.034 ± 0.0192
p2	1.101e+04 ± 1.011
p3	30.41 ± 0.009146


Chip 0, Channel 11, Enable 0!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 11, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 11, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 11, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 11, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 11, Enable 2, DAC=4000, ADC Mean vs Hold



Chip 0, Channel 11, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 11, Enable 2, DAC=4000, ADC Residuals vs Hold







Chip 0, Channel 11, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 11, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 11, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 11, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 11, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 11, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 12, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 12, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 12, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 12, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	265.7 / 39
p0	$-234.3 \pm 0.6641$
p1	$4.998 \pm 0.01848$
p2	$1.119\text{e}+04 \pm 1.166$
p3	$30.71 \pm 0.008026$


Chip 0, Channel 12, Enable 1!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 12, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 12, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 12, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 12, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 12, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 12, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 12, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 12, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 12, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 12, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 13, Enable 0, DAC=4000, ADC Mean vs Hold



Chip 0, Channel 13, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 13, Enable 0, DAC=4000, ADC Residuals vs Hold







Chip 0, Channel 13, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 13, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 13, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 13, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 13, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 13, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 13, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 13, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 13, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 13, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	100.8 / 32
p0	$-102.4 \pm 1.036$
p1	$4.942 \pm 0.02886$
p2	$1.118\text{e}+04 \pm 1.942$
p3	$30.74 \pm 0.01145$


Chip 0, Channel 13, Enable 4!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 13, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 14, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 14, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 14, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 14, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	233.4 / 39
p0	$-55.36 \pm 0.6275$
p1	$4.857 \pm 0.02068$
p2	$1.095\text{e}+04 \pm 1.148$
p3	$30.7 \pm 0.008886$


Chip 0, Channel 14, Enable 1!, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 14, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 14, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	93.93 / 38
p0	$491.4 \pm 3.465$
p1	$2.128 \pm 1.156$
p2	$298.3 \pm 3.492$
p3	$23.42 \pm 0.8782$
p4	$-0.09585 \pm 0.008606$


Chip 0, Channel 14, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 14, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 14, Enable 3, DAC=4000, ADC Mean vs Hold



Chip 0, Channel 14, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 14, Enable 3, DAC=4000, ADC Residuals vs Hold







Chip 0, Channel 14, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 14, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 14, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 15, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	105.6 / 38
p0	$470 \pm 3.543$
p1	$5.819 \pm 0.9579$
p2	$276.2 \pm 3.591$
p3	$23.09 \pm 0.7934$
p4	$-0.1589 \pm 0.008881$


Chip 0, Channel 15, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 15, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 15, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 15, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 15, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 15, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	238.3 / 39
p0	$-136 \pm 0.7571$
p1	$5.178 \pm 0.02746$
p2	$1.102\text{e}+04 \pm 1.695$
p3	$30.82 \pm 0.01012$


Chip 0, Channel 15, Enable 2!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 15, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 15, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 15, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 15, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 15, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 15, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 15, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 16, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 16, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 16, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 16, Enable 1, DAC=4000, ADC Mean vs Hold



Chip 0, Channel 16, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 16, Enable 1, DAC=4000, ADC Residuals vs Hold






Chip 0, Channel 16, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	167.2 / 38
p0	$453.7 \pm 3.469$
p1	$6.001 \pm 1.112$
p2	$258.5 \pm 3.498$
p3	$22.45 \pm 0.857$
p4	$-0.09005 \pm 0.008554$


Chip 0, Channel 16, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 16, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 16, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 16, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 16, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 16, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 16, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 16, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 17, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 17, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 17, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 17, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 17, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 0, Channel 17, Enable 1, DAC=4000, ADC Residuals vs Hold



Chip 0, Channel 17, Enable 2!, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$

183 / 39


p0  $-197 \pm 0.7756$

p1  $5.129 \pm 0.02979$


p2  $1.085\text{e}+04 \pm 1.762$

p3  $31.09 \pm 0.01048$


Chip 0, Channel 17, Enable 2!, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 17, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 17, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 0, Channel 17, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 17, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 0, Channel 17, Enable 4, DAC=4000, ADC Mean vs Hold



Chip 0, Channel 17, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 0, Channel 17, Enable 4, DAC=4000, ADC Residuals vs Hold







Chip 1, Channel 0, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 0, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 0, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 0, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 0, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 0, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 0, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 0, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 0, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 0, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	231.6 / 39
p0	$-638.9 \pm 0.7155$
p1	$4.617 \pm 0.02698$
p2	$1.12\text{e}+04 \pm 1.866$
p3	$31.71 \pm 0.009601$


Chip 1, Channel 0, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 0, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 0, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 0, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 0, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 1, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	308 / 39
p0	$-742.3 \pm 0.6356$
p1	$4.376 \pm 0.01863$
p2	$1.135\text{e}+04 \pm 1.046$
p3	$31.25 \pm 0.008567$


Chip 1, Channel 1, Enable 0!, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 1, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 1, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 1, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 1, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 1, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	62.71 / 38
p0	$228.8 \pm 0.5238$
p1	$73.54 \pm 0.9296$
p2	$-5.547\text{e}+07 \pm 1.852\text{e}+06$
p3	$4.208\text{e}+07 \pm 1.813\text{e}+05$
p4	$1.287 \pm 0.04332$

Chip 1, Channel 1, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 1, Enable 2, DAC=4000, ADC Residuals vs Hold





Chip 1, Channel 1, Enable 3, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$

3195 / 38

p0

$245.9 \pm 0.5386$

p1

$235.8 \pm 4.43$

p2

$-157.8 \pm 156.3$


p3

$48.57 \pm 41.52$


p4

$0.06041 \pm 0.003914$


Chip 1, Channel 1, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 1, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 1, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 1, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 1, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 2, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 2, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 2, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 2, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 2, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 2, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 2, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 2, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 2, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 2, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	331 / 39
p0	$-673.8 \pm 0.6178$
p1	$4.572 \pm 0.02463$
p2	$1.123\text{e}+04 \pm 1.724$
p3	$31.57 \pm 0.008834$


Chip 1, Channel 2, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 2, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 2, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 2, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 2, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 3, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	140.6 / 38
p0	$204.9 \pm 0.5231$
p1	$80.73 \pm 0.8059$
p2	$-3.463\text{e}+07 \pm 1.179\text{e}+06$
p3	$2.806\text{e}+07 \pm 7.419\text{e}+05$
p4	$-1.169 \pm 0.02557$

Chip 1, Channel 3, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 3, Enable 0, DAC=4000, ADC Residuals vs Hold






Chip 1, Channel 3, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	142.7 / 38
p0	$207.7 \pm 0.5084$
p1	$77.44 \pm 0.5613$
p2	$-2.879\text{e}+07 \pm 4.817\text{e}+05$
p3	$2.357\text{e}+07 \pm 7.139\text{e}+05$
p4	$1.174 \pm 0.0174$


Chip 1, Channel 3, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 3, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 3, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	80.19 / 38
p0	$199.2 \pm 0.545$
p1	$76.67 \pm 1.093$
p2	$-2.579\text{e}+07 \pm 9.266\text{e}+05$
p3	$-2.499\text{e}+07 \pm 2.003\text{e}+05$
p4	$-1.031 \pm 0.03583$


Chip 1, Channel 3, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 3, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 3, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	148.1 / 38
p0	$238.3 \pm 0.5002$
p1	$71.93 \pm 0.6267$
p2	$-3.963\text{e}+07 \pm 8.49\text{e}+05$
p3	$2.05\text{e}+07 \pm 1.684\text{e}+05$
p4	$1.735 \pm 0.04249$


Chip 1, Channel 3, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 3, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 3, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	113.3 / 32
p0	$-665.5 \pm 0.8924$
p1	$4.583 \pm 0.02479$
p2	$1.106\text{e}+04 \pm 1.529$
p3	$31.77 \pm 0.01009$


Chip 1, Channel 3, Enable 4!, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 3, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 4, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	100.8 / 38
p0	$136.2 \pm 0.5027$
p1	$72.67 \pm 0.7449$
p2	$-5.054\text{e}+07 \pm 1.368\text{e}+06$
p3	$3.353\text{e}+07 \pm 2.771\text{e}+05$
p4	$1.448 \pm 0.03794$


Chip 1, Channel 4, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 4, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 4, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	179.8 / 39
p0	$-757.2 \pm 0.6189$
p1	$4.316 \pm 0.01911$
p2	$1.119\text{e}+04 \pm 0.9572$
p3	$31.6 \pm 0.00804$


Chip 1, Channel 4, Enable 1!, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 4, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 4, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 4, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 4, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 4, Enable 3, DAC=4000, ADC Mean vs Hold



Chip 1, Channel 4, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 4, Enable 3, DAC=4000, ADC Residuals vs Hold







Chip 1, Channel 4, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 4, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 4, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 5, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	166.2 / 38
p0	161 ± 0.5088
p1	75.43 ± 0.8034
p2	-3.512e+07 ± 9.17e+05
p3	2.747e+07 ± 2.871e+05
p4	1.223 ± 0.0314


Chip 1, Channel 5, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 5, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 5, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	137.7 / 38
p0	$164.3 \pm 0.5693$
p1	$80.66 \pm 0.9767$
p2	$-3.095e+07 \pm 9.288e+05$
p3	$2.82e+07 \pm 3.953e+05$
p4	$-1.053 \pm 0.02963$


Chip 1, Channel 5, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 5, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 5, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	1947 / 38
p0	$165.2 \pm 0.4324$
p1	$240.1 \pm 0.002691$
p2	$-4.926e+04 \pm 324.2$
p3	$-31.99 \pm 1.666$
p4	$0.1173 \pm 0.00353$


Chip 1, Channel 5, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 5, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 5, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	113.5 / 38
p0	$186.7 \pm 0.525$
p1	$70.32 \pm 0.6081$
p2	$-6.579\text{e}+07 \pm 1.53\text{e}+06$
p3	$3.687\text{e}+07 \pm 1.329\text{e}+05$
p4	$1.663 \pm 0.0408$


Chip 1, Channel 5, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 5, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 5, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	70.78 / 32
p0	$-704.6 \pm 0.967$
p1	$4.471 \pm 0.02599$
p2	$1.13\text{e}+04 \pm 1.772$
p3	$31.63 \pm 0.01028$


Chip 1, Channel 5, Enable 4!, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 5, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 6, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 6, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 6, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 6, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	136.6 / 38
p0	$232.7 \pm 0.5903$
p1	$80.53 \pm 0.8066$
p2	$-2.326\text{e}+07 \pm 6.905\text{e}+05$
p3	$1.675\text{e}+07 \pm 3.273\text{e}+05$
p4	-
	$1.31 \pm 0.0326$

Chip 1, Channel 6, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 6, Enable 1, DAC=4000, ADC Residuals vs Hold







Chip 1, Channel 6, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 6, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 6, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 6, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	157.8 / 38
p0	$253.9 \pm 0.4984$
p1	$77.09 \pm 0.6604$
p2	$-1.201\text{e}+04 \pm 2478$
p3	$6853 \pm 1429$
p4	$1.58 \pm 0.03551$


Chip 1, Channel 6, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 6, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 6, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 6, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 6, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 7, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3057 / 38
p0	$171.6 \pm 0.5808$
p1	$230 \pm 0.005563$
p2	$-17.82 \pm 1.146$
p3	$-0.05144 \pm 0.09747$
p4	$0.1423 \pm 0.004747$


Chip 1, Channel 7, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 7, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 7, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	2661 / 38
p0	$182.3 \pm 1.747$
p1	$189.8 \pm 10.16$
p2	$-28.01 \pm 2.602$
p3	$-2.282 \pm 17.07$
p4	$0.2673 \pm 0.003343$


Chip 1, Channel 7, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 7, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 7, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	245.7 / 39
p0	-736 ± 0.6733
p1	4.558 ± 0.02646
p2	1.124e+04 ± 1.537
p3	31.72 ± 0.009132


Chip 1, Channel 7, Enable 2!, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 7, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 7, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 7, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 7, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 7, Enable 4, DAC=4000, ADC Mean vs Hold



Chip 1, Channel 7, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 7, Enable 4, DAC=4000, ADC Residuals vs Hold






Chip 1, Channel 8, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	178.9 / 38
p0	$237.4 \pm 0.4911$
p1	$78.15 \pm 0.7081$
p2	$-2.787\text{e}+07 \pm 8.05\text{e}+05$
p3	$1.899\text{e}+07 \pm 3.719\text{e}+05$
p4	$1.366 \pm 0.03213$


Chip 1, Channel 8, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 8, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 8, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	185 / 38
p0	$241 \pm 0.5184$
p1	$80.77 \pm 0.7189$
p2	$-5.877\text{e}+07 \pm 1.224\text{e}+06$
p3	$4.068\text{e}+07 \pm 1.84\text{e}+05$
-p4	$1.351 \pm 0.02885$


Chip 1, Channel 8, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 8, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 8, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3148 / 38
p0	$244.3 \pm 3.126$
p1	$224.5 \pm 12.32$
p2	$-16.86 \pm 0.9055$
p3	$-15.26 \pm 36.09$
p4	$0.1995 \pm 0.006003$


Chip 1, Channel 8, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 8, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 8, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	162.6 / 38
p0	$263.4 \pm 0.4573$
p1	$72.33 \pm 0.5968$
p2	$-2.055\text{e}+08 \pm 4.284\text{e}+06$
p3	$1.024\text{e}+08 \pm 1.193\text{e}+05$
p4	$1.843 \pm 0.0416$


Chip 1, Channel 8, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 8, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 8, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 8, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 8, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 9, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 9, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 9, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 9, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 9, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 9, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 9, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3342 / 38
p0	$309.1 \pm 0.5435$
p1	$347.9 \pm 2.423$
p2	$-416.3 \pm 4.85$
p3	$31.76 \pm 0.3353$
p4	$0.1481 \pm 0.003894$

Chip 1, Channel 9, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 9, Enable 2, DAC=4000, ADC Residuals vs Hold






Chip 1, Channel 9, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	327.5 / 39
p0	$-552.5 \pm 0.6223$
p1	$4.991 \pm 0.02539$
p2	$1.097\text{e}+04 \pm 1.754$
p3	$31.67 \pm 0.009006$


Chip 1, Channel 9, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 9, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 9, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 9, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 9, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 10, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	221.9 / 39
p0	-680.2 ± 0.6805
p1	4.748 ± 0.02138
p2	1.102e+04 ± 1.207
p3	31.4 ± 0.009631


Chip 1, Channel 10, Enable 0!, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 10, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 10, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	291.4 / 38
p0	$211.7 \pm 0.4698$
p1	$80.5 \pm 0.6578$
p2	$-3.436\text{e}+07 \pm 8.122\text{e}+05$
p3	$2.292\text{e}+07 \pm 2.757\text{e}+05$
p4	$1.393 \pm 0.03008$


Chip 1, Channel 10, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 10, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 10, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	155.2 / 38
p0	$210.2 \pm 0.5444$
p1	$77.1 \pm 0.5154$
p2	$-5.861\text{e}+07 \pm 9.815\text{e}+05$
p3	$2.61\text{e}+07 \pm 2.341\text{e}+05$
p4	$2.177 \pm 0.03357$


Chip 1, Channel 10, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 10, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 10, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 10, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 10, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 10, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 10, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 10, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 11, Enable 0, DAC=4000, ADC Mean vs Hold



Chip 1, Channel 11, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 11, Enable 0, DAC=4000, ADC Residuals vs Hold






Chip 1, Channel 11, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	173.2 / 38
p0	$74.77 \pm 0.5615$
p1	$80.66 \pm 0.8654$
p2	$-3.007\text{e}+07 \pm 7.027\text{e}+05$
p3	$2.324\text{e}+07 \pm 1.179\text{e}+05$
p4	$1.223 \pm 0.02928$


Chip 1, Channel 11, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 11, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 11, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	339.4 / 38
p0	$54.35 \pm 0.6532$
p1	$117.4 \pm 0.4645$
p2	$-4.006\text{e}+07 \pm 1.234\text{e}+06$
p3	$2.877\text{e}+07 \pm 1.288\text{e}+06$
p4	$1.63 \pm 0.01578$


Chip 1, Channel 11, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 11, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 11, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	199.9 / 39
p0	-774.9 ± 0.6494
p1	4.693 ± 0.02541
p2	1.109e+04 ± 1.709
p3	31.76 ± 0.008914


Chip 1, Channel 11, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 11, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 11, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 11, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 11, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 12, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 12, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 12, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 12, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	105.6 / 38
p0	$141.8 \pm 0.5465$
p1	$82.56 \pm 1.1$
p2	$-5.9\text{e}+07 \pm 1.791\text{e}+06$
p3-	$6.033\text{e}+07 \pm 5.721\text{e}+05$
p4+	$-0.9532 \pm 0.02816$


Chip 1, Channel 12, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 12, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 12, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	9.277e+04 / 38
p0	92.63 ± 0.9535
p1	151.4 ± 0.09921
p2	-1.369e+09 ± 6.85e+06
p3	1.316e+08 ± 6.223e+05
p4	12.89 ± 0.01102


Chip 1, Channel 12, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 12, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 12, Enable 3, DAC=4000, ADC Mean vs Hold



Chip 1, Channel 12, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 12, Enable 3, DAC=4000, ADC Residuals vs Hold






Chip 1, Channel 12, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	140.8 / 32
p0	$-711.4 \pm 1.033$
p1	$4.817 \pm 0.02946$
p2	$1.083\text{e}+04 \pm 1.921$
p3	$31.89 \pm 0.01155$


Chip 1, Channel 12, Enable 4!, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 12, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 13, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	135.9 / 38
p0	$143.2 \pm 0.5555$
p1	$76.68 \pm 0.7848$
p2	$-2.442\text{e}+07 \pm 6.846\text{e}+05$
p3	$1.786\text{e}+07 \pm 2.618\text{e}+05$
p4	$1.31 \pm 0.03472$


Chip 1, Channel 13, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 13, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 13, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	309.6 / 39
p0	$-699.7 \pm 0.6272$
p1	$4.598 \pm 0.01841$
p2	$1.08\text{e}+04 \pm 1.009$
p3	$31.66 \pm 0.008189$


Chip 1, Channel 13, Enable 1!, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 13, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 13, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 13, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 13, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 13, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	139.6 / 38
p0	$162.4 \pm \text{nan}$
p1	$85.49 \pm \text{nan}$
p2	$-8.012e+07 \pm \text{nan}$
p3	$6.149e+07 \pm \text{nan}$
p4	$1.196 \pm \text{nan}$


Chip 1, Channel 13, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 13, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 13, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 13, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 13, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 14, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	148 / 38
p0	133.3 ± nan
p1	80.76 ± nan
p2	-4.201e+07 ± nan
p3	3.377e+07 ± nan
p4	1.17 ± nan


Chip 1, Channel 14, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 14, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 14, Enable 1, DAC=4000, ADC Mean vs Hold



Chip 1, Channel 14, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 14, Enable 1, DAC=4000, ADC Residuals vs Hold







Chip 1, Channel 14, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 14, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 14, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 14, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	191.4 / 38
p0	$153.5 \pm 0.5072$
p1	$76.29 \pm 0.5454$
p2	$-5.902\text{e}+07 \pm 1.136\text{e}+06$
p3	$3.689\text{e}+07 \pm 8.547\text{e}+05$
p4	$1.487 \pm 0.02215$


Chip 1, Channel 14, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 14, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 14, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	107.4 / 32
p0	$-826.8 \pm 1.032$
p1	$4.506 \pm 0.02423$
p2	$1.108\text{e}+04 \pm 1.506$
p3	$31.81 \pm 0.01036$


Chip 1, Channel 14, Enable 4!, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 14, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 15, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	78.44 / 38
p0	$148.2 \pm 0.5237$
p1	$69.8 \pm 0.6512$
p2	$-2.069\text{e}+07 \pm 3.961\text{e}+05$
p3	$1.403\text{e}+07 \pm 3.644\text{e}+05$
p4	$1.413 \pm 0.02417$


Chip 1, Channel 15, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 15, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 15, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	187.8 / 38
p0	$156 \pm 0.5215$
p1	$85.82 \pm 0.6391$
p2	$-2.393\text{e}+07 \pm 6.07\text{e}+05$
p3	$1.969\text{e}+07 \pm 7.082\text{e}+05$
p4	$1.139 \pm 0.01884$


Chip 1, Channel 15, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 15, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 15, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 15, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 15, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 15, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3252 / 38
p0	$159.6 \pm 0.2323$
p1	$240.1 \pm 5.422\text{e-}06$
p2	$-4.046\text{e+}04 \pm 84.85$
p3	$-64.85 \pm 1.414$
p4	$0.04343 \pm 0.001959$


Chip 1, Channel 15, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 15, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 15, Enable 4, DAC=4000, ADC Mean vs Hold



Chip 1, Channel 15, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 15, Enable 4, DAC=4000, ADC Residuals vs Hold






Chip 1, Channel 16, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	152.7 / 38
p0	$132.8 \pm 0.5711$
p1	$75.5 \pm 0.7445$
p2	$-4.405\text{e}+07 \pm 1.19\text{e}+06$
p3	$2.992\text{e}+07 \pm 3.117\text{e}+05$
p4	$-$
	$1.392 \pm 0.03863$


Chip 1, Channel 16, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 16, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 16, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3676 / 38
p0	$146.9 \pm 2.202$
p1	$219.8 \pm 13.27$
p2	$-25.05 \pm 2.053$
p3	$-3.812 \pm 18.02$
p4	$0.2275 \pm 0.003981$


Chip 1, Channel 16, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 16, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 16, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	213.4 / 39
p0	$-720 \pm 0.6616$
p1	$4.713 \pm 0.02608$
p2	$1.084\text{e}+04 \pm 1.608$
p3	$31.97 \pm 0.009187$


Chip 1, Channel 16, Enable 2!, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 16, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 16, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	101.8 / 38
p0	$153.3 \pm 0.4849$
p1	$70.97 \pm 0.4625$
p2	$-8.357e+07 \pm 9.991e+05$
p3	$4.778e+07 \pm 1.075e+06$
p4	$1.591 \pm 0.02009$


Chip 1, Channel 16, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 16, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 16, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	151.7 / 31
p0	$141.9 \pm 0.6051$
p1	$80.22 \pm 0.7768$
p2	$-7.775e+07 \pm 2.02e+06$
p3	$5.899e+07 \pm 9.188e+05$
p4	$1.231 \pm 0.02743$


Chip 1, Channel 16, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 16, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 17, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 17, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 17, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 17, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	118.6 / 38
p0	$122.4 \pm 0.5574$
p1	$80.71 \pm 0.741$
p2	$-4.27\text{e}+07 \pm 1.015\text{e}+06$
p3	$2.986\text{e}+07 \pm 2.868\text{e}+05$
p4	$1.338 \pm 0.0315$


Chip 1, Channel 17, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 17, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 17, Enable 2, DAC=4000, ADC Mean vs Hold



Chip 1, Channel 17, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 17, Enable 2, DAC=4000, ADC Residuals vs Hold






Chip 1, Channel 17, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	119.8 / 38
p0	$134.1 \pm 0.4986$
p1	$76.31 \pm 0.6908$
p2	$-2.808e+07 \pm 8.022e+05$
p3	$1.741e+07 \pm 3.633e+05$
p4	$1.479 \pm 0.03287$


Chip 1, Channel 17, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 1, Channel 17, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 1, Channel 17, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 1, Channel 17, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 1, Channel 17, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 0, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	261.3 / 39
p0	$-438.3 \pm 0.6595$
p1	$4.806 \pm 0.01941$
p2	$1.104\text{e}+04 \pm 1.069$
p3	$31.46 \pm 0.00913$


Chip 2, Channel 0, Enable 0!, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 0, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 0, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 0, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 0, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 0, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	59.34 / 38
p0	$378.5 \pm 1.111$
p1	$16.89 \pm 0.4993$
p2	$133.3 \pm 1.063$
p3	$29.78 \pm 1.284$
p4	$-0.1108 \pm 0.01171$


Chip 2, Channel 0, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 0, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 0, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 0, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 0, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 0, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	56.2 / 31
p0	$378.2 \pm 3.26$
p1	$16.62 \pm 0.8758$
p2	$140.9 \pm 3.431$
p3	$30.15 \pm 1.271$
p4	$-0.1732 \pm 0.0143$


Chip 2, Channel 0, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 0, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 1, Enable 0, DAC=4000, ADC Mean vs Hold



Chip 2, Channel 1, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 1, Enable 0, DAC=4000, ADC Residuals vs Hold







Chip 2, Channel 1, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 1, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 1, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 1, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	95.29 / 38
p0	$360.9 \pm 0.739$
p1	$20.66 \pm 0.5103$
p2	$126.2 \pm 0.7586$
p3	$25.47 \pm 0.9742$
p4	$-0.08961 \pm 0.008361$


Chip 2, Channel 1, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 1, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 1, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	256.8 / 39
p0	$-438.5 \pm 0.7243$
p1	$4.751 \pm 0.02564$
p2	$1.115\text{e}+04 \pm 1.647$
p3	$31.85 \pm 0.009661$


Chip 2, Channel 1, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 1, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 1, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 1, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 1, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 2, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	237.7 / 39
p0	$-382.9 \pm 0.7706$
p1	$4.697 \pm 0.01855$
p2	$1.106\text{e}+04 \pm 0.9904$
p3	$31.31 \pm 0.009422$


Chip 2, Channel 2, Enable 0!, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 2, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 2, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	83.08 / 38
p0	$376.5 \pm 3.128$
p1	$12.56 \pm 0.9186$
p2	$171.2 \pm 3.2$
p3	$25.48 \pm 0.965$
p4	$-0.1413 \pm 0.008598$


Chip 2, Channel 2, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 2, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 2, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	76.23 / 38
p0	$372.7 \pm 3.158$
p1	$11.34 \pm 0.9634$
p2	$159.9 \pm 3.217$
p3	$26.63 \pm 1.054$
p4	$-0.09025 \pm 0.008751$


Chip 2, Channel 2, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 2, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 2, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	48.21 / 38
p0	$377.4 \pm 3.146$
p1	$5.066 \pm 1.205$
p2	$167.9 \pm 3.256$
p3	$34.1 \pm 1.486$
p4	$-0.1411 \pm 0.01087$

Chip 2, Channel 2, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 2, Enable 3, DAC=4000, ADC Residuals vs Hold






Chip 2, Channel 2, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	77.02 / 31
p0	$374.9 \pm 3.342$
p1	$12.49 \pm 1.065$
p2	$160.4 \pm 3.425$
p3	$25.77 \pm 1.203$
p4	$-0.1231 \pm 0.01228$


Chip 2, Channel 2, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 2, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 3, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 3, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 3, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 3, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	544.8 / 39
p0	$-412.5 \pm 0.6586$
p1	$4.756 \pm 0.01723$
p2	$1.122\text{e}+04 \pm 1.028$
p3	$31.43 \pm 0.007883$


Chip 2, Channel 3, Enable 1!, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 3, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 3, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	86.81 / 38
p0	$390.7 \pm 0.8465$
p1	$9.068 \pm 0.908$
p2	$190.5 \pm 0.8743$
p3	$25.3 \pm 1.047$
p4	$-0.09559 \pm 0.009255$


Chip 2, Channel 3, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 3, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 3, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 3, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 3, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 3, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 3, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 3, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 4, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 4, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 4, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 4, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	97.85 / 38
p0	$469.3 \pm 3.117$
p1	$1.963 \pm 1.081$
p2	$274.5 \pm 3.161$
p3	$25.01 \pm 0.8492$
p4	$-0.1503 \pm 0.008408$

Chip 2, Channel 4, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 4, Enable 1, DAC=4000, ADC Residuals vs Hold







Chip 2, Channel 4, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 4, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 4, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 4, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	62.08 / 38
p0	$471.3 \pm 1.603$
p1	$-6.551 \pm 1.428$
p2	$275.2 \pm 1.569$
p3	$35.54 \pm 1.595$
p4	$-0.183 \pm 0.01398$


Chip 2, Channel 4, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 4, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 4, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	212.8 / 32
p0	-201.1 ± 0.9692
p1	4.998 ± 0.02606
p2	1.12e+04 ± 1.83
p3	31.54 ± 0.01059


Chip 2, Channel 4, Enable 4!, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 4, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 5, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	97.39 / 38
p0	$384.2 \pm 3.016$
p1	$14.69 \pm 0.7233$
p2	$183.2 \pm 3.06$
p3	$21.17 \pm 0.6733$
p4	$-0.1161 \pm 0.007055$


Chip 2, Channel 5, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 5, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 5, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	497.9 / 39
p0	-332.1 ± 0.6402
p1	4.694 ± 0.01892
p2	1.127e+04 ± 1.212
p3	31.43 ± 0.007702


Chip 2, Channel 5, Enable 1!, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 5, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 5, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 5, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 5, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 5, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 5, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 5, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 5, Enable 4, DAC=4000, ADC Mean vs Hold



Chip 2, Channel 5, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 5, Enable 4, DAC=4000, ADC Residuals vs Hold






Chip 2, Channel 6, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	143.6 / 38
p0	$430.8 \pm 3.026$
p1	$9.841 \pm 0.6906$
p2	$234.2 \pm 3.079$
p3	$23.65 \pm 0.6748$
-p4	$-0.1684 \pm 0.007541$


Chip 2, Channel 6, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 6, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 6, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 6, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 6, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 6, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	280.5 / 39
p0	$-288.8 \pm 0.7031$
p1	$5.009 \pm 0.02613$
p2	$1.128\text{e}+04 \pm 1.641$
p3	$31.46 \pm 0.009249$


Chip 2, Channel 6, Enable 2!, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 6, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 6, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	63.95 / 38
p0	$429.4 \pm 3.247$
p1	$1.561 \pm 1.021$
p2	$231.6 \pm 3.323$
p3	$31.56 \pm 1.15$
p4	$-0.1525 \pm 0.01012$


Chip 2, Channel 6, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 6, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 6, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 6, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 6, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 7, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	107 / 38
p0	$371.9 \pm 3.075$
p1	$23.71 \pm 0.614$
p2	$146 \pm 3.171$
p3	$22.65 \pm 0.6506$
p4	$-0.1831 \pm 0.007707$


Chip 2, Channel 7, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 7, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 7, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	113.4 / 38
p0	$374.2 \pm 3.053$
p1	$24.23 \pm 0.6119$
p2	$149.1 \pm 3.176$
p3	$25.44 \pm 0.6882$
p4	$-0.1988 \pm 0.008726$


Chip 2, Channel 7, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 7, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 7, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	109.3 / 38
p0	$372.6 \pm 3.069$
p1	$19.99 \pm 0.7968$
p2	$139.5 \pm 3.174$
p3	$27.87 \pm 0.9362$
p4	$-0.1407 \pm 0.008918$

Chip 2, Channel 7, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 7, Enable 2, DAC=4000, ADC Residuals vs Hold







Chip 2, Channel 7, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 7, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 7, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 7, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	80.2 / 31
p0	$371.1 \pm 3.488$
p1	$21.12 \pm 0.8547$
p2	$138.1 \pm 3.674$
p3	$28.84 \pm 1.199$
p4	$-0.1753 \pm 0.01513$


Chip 2, Channel 7, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 7, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 8, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 8, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 8, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 8, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 8, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 8, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 8, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	190.1 / 39
p0	$-350.3 \pm 0.6983$
p1	$4.755 \pm 0.02437$
p2	$1.144\text{e}+04 \pm 1.566$
p3	$31.73 \pm 0.008382$


Chip 2, Channel 8, Enable 2!, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 8, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 8, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	69.82 / 38
p0	$389.7 \pm 2.931$
p1	$10.29 \pm 0.8469$
p2	$185.1 \pm 3.064$
p3	$33.52 \pm 1.103$
p4	$-0.1997 \pm 0.0103$


Chip 2, Channel 8, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 8, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 8, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 8, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 8, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 9, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	337.4 / 39
p0	$-380.6 \pm 0.6638$
p1	$5.166 \pm 0.01892$
p2	$1.109\text{e}+04 \pm 1.065$
p3	$31.33 \pm 0.009096$

Chip 2, Channel 9, Enable 0!, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 9, Enable 0!, DAC=4000, ADC Residuals vs Hold







Chip 2, Channel 9, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 9, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 9, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 9, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	126.5 / 38
p0	$368 \pm 3.181$
p1	$25.47 \pm 0.6904$
p2	$139.9 \pm 3.308$
p3	$27.02 \pm 0.7421$
p4	$-0.1573 \pm 0.009421$


Chip 2, Channel 9, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 9, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 9, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 9, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 9, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 9, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 9, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 9, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 10, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 10, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 10, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 10, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 10, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 10, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 10, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	140.3 / 38
p0	$328.9 \pm 1.446$
p1	$33.3 \pm 0.39$
p2	$149.8 \pm 2.358$
p3	$26.55 \pm 0.7271$
p4	$-0.2194 \pm 0.01124$


Chip 2, Channel 10, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 10, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 10, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	214.8 / 39
p0	$-436.7 \pm 0.7237$
p1	$5.058 \pm 0.02596$
p2	$1.103\text{e}+04 \pm 1.67$
p3	$31.71 \pm 0.009843$

Chip 2, Channel 10, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 10, Enable 3!, DAC=4000, ADC Residuals vs Hold






Chip 2, Channel 10, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	84.95 / 31
p0	$311.4 \pm 3.587$
p1	$18.54 \pm 0.4353$
p2	$156 \pm 1.144$
p3	$28.8 \pm 1.314$
p4	$-0.1932 \pm 0.01787$


Chip 2, Channel 10, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 10, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 11, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	347 / 39
p0	-367.6 ± 0.6719
p1	4.946 ± 0.01816
p2	1.119e+04 ± 0.9381
p3	31.32 ± 0.008662


Chip 2, Channel 11, Enable 0!, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 11, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 11, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 11, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 11, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 11, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	134.6 / 38
p0	$413 \pm 0.8095$
p1	$41.95 \pm 0.5083$
p2	$212.9 \pm 9.004$
p3	$60.47 \pm 2.834$
p4	$-0.2037 \pm 0.03872$


Chip 2, Channel 11, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 11, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 11, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	57.23 / 38
p0	$399.1 \pm 3.024$
p1	$5.279 \pm 1.005$
p2	$199.3 \pm 3.123$
p3	$33.24 \pm 1.216$
p4	$-0.1632 \pm 0.01026$


Chip 2, Channel 11, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 11, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 11, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 11, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 11, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 12, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 12, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 12, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 12, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	392.4 / 39
p0	$-356.3 \pm 0.6757$
p1	$5.082 \pm 0.01874$
p2	$1.12\text{e}+04 \pm 1.092$
p3	$31.48 \pm 0.008205$

Chip 2, Channel 12, Enable 1!, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 12, Enable 1!, DAC=4000, ADC Residuals vs Hold







Chip 2, Channel 12, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 12, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 12, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 12, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 12, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 12, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 12, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 12, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 12, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 13, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 13, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 13, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 13, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	112.6 / 38
p0	$390.3 \pm 0.8932$
p1	$9.739 \pm 0.8116$
p2	$189.9 \pm 0.9447$
p3	$27.01 \pm 1.025$
p4	$-0.1477 \pm 0.009636$


Chip 2, Channel 13, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 13, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 13, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	346.9 / 38
p0	$276.3 \pm 0.842$
p1	$56.28 \pm 0.3209$
p2	$392.3 \pm 11.78$
p3	$69.97 \pm 1.972$
p4	$-0.3922 \pm 0.04699$


Chip 2, Channel 13, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 13, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 13, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 13, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 13, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 13, Enable 4!, DAC=4000, ADC Mean vs Hold



Chip 2, Channel 13, Enable 4!, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 13, Enable 4!, DAC=4000, ADC Residuals vs Hold






Chip 2, Channel 14, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	97.77 / 38
p0	417 ± 3.178
p1	10.46 ± 0.8176
p2	219.2 ± 3.232
p3	24.26 ± 0.8085
p4	-0.1445 ± 0.008536


Chip 2, Channel 14, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 14, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 14, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	500.8 / 39
p0	$-277.7 \pm 0.6209$
p1	$4.921 \pm 0.01894$
p2	$1.125\text{e}+04 \pm 1.068$
p3	$31.52 \pm 0.008149$


Chip 2, Channel 14, Enable 1!, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 14, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 14, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	176.7 / 38
p0	$329.2 \pm 0.93$
p1	$51.8 \pm 0.3084$
p2	$631.6 \pm 26.65$
p3	$107 \pm 3.469$
p4	$-1.205 \pm 0.08282$


Chip 2, Channel 14, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 14, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 14, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 14, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 14, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 14, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 14, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 14, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 15, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 15, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 15, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 15, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 15, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 15, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 15, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	132.3 / 39
p0	$-360 \pm 0.7291$
p1	$4.795 \pm 0.02824$
p2	$1.041\text{e}+04 \pm 1.562$
p3	$31.63 \pm 0.01012$

Chip 2, Channel 15, Enable 2!, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 15, Enable 2!, DAC=4000, ADC Residuals vs Hold







Chip 2, Channel 15, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 15, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 15, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 15, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	64.22 / 31
p0	$336 \pm 3.1$
p1	$19.86 \pm 0.5384$
p2	$129 \pm 1.077$
p3-	- - $34.48 \pm 1.978$
p4-	- - $-0.1702 \pm 0.02306$


Chip 2, Channel 15, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 15, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 16, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 16, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 16, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 16, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	107.8 / 38
p0	$377.4 \pm 3.262$
p1	$21.66 \pm 0.6723$
p2	$151.9 \pm 3.364$
p3	$24.84 \pm 0.7721$
p4	$-0.1642 \pm 0.008806$


Chip 2, Channel 16, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 16, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 16, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	92.19 / 38
p0	$378.3 \pm 1.389$
p1	$34.88 \pm 0.667$
p2	$147.5 \pm 5.766$
p3	$52.31 \pm 2.49$
p4	$-0.1253 \pm 0.02594$


Chip 2, Channel 16, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 16, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 16, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	93.22 / 38
p0	$381.8 \pm 3.158$
p1	$17.14 \pm 0.8394$
p2	$144 \pm 3.309$
p3	$31.89 \pm 1.135$
p4	$-0.1626 \pm 0.01048$


Chip 2, Channel 16, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 16, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 16, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 16, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 16, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 17, Enable 0, DAC=4000, ADC Mean vs Hold



Chip 2, Channel 17, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 17, Enable 0, DAC=4000, ADC Residuals vs Hold







Chip 2, Channel 17, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 2, Channel 17, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 17, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 17, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	236.2 / 39
p0	-431 ± 0.7087
p1	4.997 ± 0.02709
p2	1.044e+04 ± 1.537
p3	32.3 ± 0.009592


Chip 2, Channel 17, Enable 2!, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 17, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 17, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	57.42 / 38
p0	$379.7 \pm 1.342$
p1	$17.53 \pm 0.5832$
p2	$142.3 \pm 1.394$
p3	$35.11 \pm 1.562$
p4	$-0.2062 \pm 0.01405$


Chip 2, Channel 17, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 2, Channel 17, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 2, Channel 17, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	103.1 / 31
p0	$380.9 \pm 1.903$
p1	$19.22 \pm 0.4969$
p2	$137.9 \pm 2.273$
p3	$35.23 \pm 2.062$
p4	$-0.2215 \pm 0.02423$


Chip 2, Channel 17, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 2, Channel 17, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 0, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 0, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 0, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 0, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	87.4 / 38
p0	$221 \pm 0.5357$
p1	$82.98 \pm 1.158$
p2	$-1.881\text{e}+07 \pm 8.033\text{e}+05$
p3 <sup>T</sup>	$1.901\text{e}+07 \pm 5.684\text{e}+05$
p4 <sup>+</sup>	$-0.9694 \pm 0.0317$


Chip 3, Channel 0, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 0, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 0, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	117 / 38
p0	$217.4 \pm 0.5751$
p1	$70.72 \pm 0.959$
p2	$-5.816e+07 \pm 2.035e+06$
p3	$-4.459e+07 \pm 2.441e+05$
p4	$1.325 \pm 0.04444$


Chip 3, Channel 0, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 0, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 0, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	343.4 / 39
p0	$-641.7 \pm 0.676$
p1	$4.82 \pm 0.02485$
p2	$1.104\text{e}+04 \pm 1.616$
p3	$32.12 \pm 0.009157$

Chip 3, Channel 0, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 0, Enable 3!, DAC=4000, ADC Residuals vs Hold







Chip 3, Channel 0, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 0, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 0, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 1, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	258.7 / 39
p0	-898.1 ± 0.6667
p1	4.53 ± 0.01699
p2	1.08e+04 ± 0.9127
p3	31.64 ± 0.008971


Chip 3, Channel 1, Enable 0!, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 1, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 1, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	2941 / 38
p0	$60.78 \pm 0.2411$
p1	$357 \pm 1.976$
p2	$1058 \pm 84.85$
p3_	$-38.84 \pm 1.414$
p4_	$0.122 \pm 0.001073$


Chip 3, Channel 1, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 1, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 1, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	79.04 / 38
p0	$38.76 \pm 0.5467$
p1	$73.65 \pm 0.8731$
p2	$-1.455\text{e}+07 \pm 1.95\text{e}+06$
p3	$-1.104\text{e}+07 \pm 1.437\text{e}+06$
p4	$-1.315 \pm 0.03887$


Chip 3, Channel 1, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 1, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 1, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	183.9 / 38
p0	$64.72 \pm 0.4958$
p1	$76.52 \pm 0.6832$
p2	$-9.223\text{e}+07 \pm 1.871\text{e}+06$
p3	$6.272\text{e}+07 \pm 1.452\text{e}+05$
p4	$1.355 \pm 0.02921$


Chip 3, Channel 1, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 1, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 1, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 1, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 1, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 2, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	180.4 / 38
p0	$101.7 \pm 0.5576$
p1	$85.83 \pm 1.087$
p2	$-2.436\text{e}+07 \pm 7.238\text{e}+05$
p3	$2.416\text{e}+07 \pm 3.888\text{e}+05$
p4	$0.9689 \pm 0.02577$


Chip 3, Channel 2, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 2, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 2, Enable 1, DAC=4000, ADC Mean vs Hold



Chip 3, Channel 2, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 2, Enable 1, DAC=4000, ADC Residuals vs Hold






Chip 3, Channel 2, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	86.26 / 38
p0	$98.61 \pm 0.4687$
p1	$73.9 \pm 1.029$
p2	$-2.231\text{e}+07 \pm 9.838\text{e}+05$
p3	$-2.016\text{e}+07 \pm 4.174\text{e}+05$
p4	$-1.126 \pm 0.04354$


Chip 3, Channel 2, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 2, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 2, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	389.8 / 39
p0	$-775 \pm 0.6987$
p1	$4.67 \pm 0.02501$
p2	$1.085\text{e}+04 \pm 1.667$
p3	$31.87 \pm 0.009465$


Chip 3, Channel 2, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 2, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 2, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 2, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 2, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 3, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 3, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 3, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 3, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	76.91 / 38
p0	$153.7 \pm 0.5214$
p1	$78.22 \pm 1.098$
p2	$-2.037\text{e}+07 \pm 8.388\text{e}+05$
p3	$1.831\text{e}+07 \pm 4.274\text{e}+05$
p4	$-1.083 \pm 0.03768$


Chip 3, Channel 3, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 3, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 3, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	81.15 / 38
p0	$146.9 \pm 0.5771$
p1	$76.27 \pm 0.9842$
p2	$-2.903\text{e}+07 \pm 9.13\text{e}+05$
p3	$-2.884\text{e}+07 \pm 3.488\text{e}+05$
p4	$1.04 \pm 0.02979$


Chip 3, Channel 3, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 3, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 3, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	134.5 / 38
p0	$174.3 \pm 0.5007$
p1	$76.66 \pm 0.7185$
p2	$-3.053\text{e}+07 \pm 7.938\text{e}+05$
p3	$2.06\text{e}+07 \pm 2.684\text{e}+05$
p4	$1.393 \pm 0.03363$


Chip 3, Channel 3, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 3, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 3, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	116.2 / 32
p0	-767.8 ± 1.07
p1	4.667 ± 0.02774
p2	1.126e+04 ± 1.905
p3	31.99 ± 0.01128

Chip 3, Channel 3, Enable 4!, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 3, Enable 4!, DAC=4000, ADC Residuals vs Hold






Chip 3, Channel 4, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3025 / 38
p0	$271 \pm 0.5584$
p1	$293.5 \pm 0.6202$
p2	$-2970 \pm 42.83$
p3	$37.49 \pm 0.8172$
p4	$0.1766 \pm 0.003765$


Chip 3, Channel 4, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 4, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 4, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	424 / 39
p0	$-582.8 \pm 0.6516$
p1	$4.674 \pm 0.01717$
p2	$1.105\text{e}+04 \pm 0.9601$
p3	$31.65 \pm 0.008193$


Chip 3, Channel 4, Enable 1!, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 4, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 4, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	108.4 / 38
p0	$186.2 \pm 1.428$
p1	$29.56 \pm 0.008474$
p2 <sub>+</sub>	$74.23 \pm 1.563$
p3 <sub>+</sub>	$22.51 \pm 0.9218$
p4	$-0.03326 \pm 0.007533$


Chip 3, Channel 4, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 4, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 4, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 4, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 4, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 4, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 4, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 4, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 5, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	156.4 / 38
p0	$176.8 \pm 0.5902$
p1	$72.6 \pm 0.7505$
p2	--
p3	$-4.675\text{e}+07 \pm 1.195\text{e}+06$
p4	$3.09\text{e}+07 \pm 2.722\text{e}+05$
	$1.506 \pm 0.03723$


Chip 3, Channel 5, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 5, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 5, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	98.13 / 38
p0	$180.6 \pm 0.5563$
p1	$78.32 \pm 0.8996$
p2	$-2.691\text{e}+07 \pm 8.808\text{e}+05$
p3	$-2.415\text{e}+07 \pm 4.046\text{e}+05$
p4	$1.104 \pm 0.03165$


Chip 3, Channel 5, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 5, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 5, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	59.44 / 38
p0	176.1 ± 0.5493
p1	73.49 ± 0.9638
p2	-1.025e+07 ± 3.125e+05
p3	-9.847e+06 ± 3.516e+05
p4	1.07 ± 0.02525

Chip 3, Channel 5, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 5, Enable 2, DAC=4000, ADC Residuals vs Hold






Chip 3, Channel 5, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3821 / 38
p0	$198.2 \pm 0.4632$
p1	$239.3 \pm 0.002609$
p2	$-1.063\text{e}+04 \pm 1015$
p3	$592.3 \pm 2.255$
p4	$0.06467 \pm 0.003869$


Chip 3, Channel 5, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 5, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 5, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	282.7 / 32
p0	-730 ± 0.857
p1	4.572 ± 0.02368
p2	1.109e+04 ± 1.59
p3	31.98 ± 0.009383


Chip 3, Channel 5, Enable 4!, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 5, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 6, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 6, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 6, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 6, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3423 / 38
p0	109.1 ± 0.5989
p1	237.9 ± 2.158
p2	-364.8 ± 362.3
p3	- 56.14 ± 46.65
p4	- 0.1761 ± 0.004021


Chip 3, Channel 6, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 6, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 6, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	98.34 / 38
p0	$99.99 \pm 0.6049$
p1	$75.4 \pm 0.9391$
p2	$-2351 \pm 547.5$
p3	$1841 \pm 443.4$
p4	$1.227 \pm 0.0371$


Chip 3, Channel 6, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 6, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 6, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 6, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 6, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 6, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 6, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 6, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 7, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	215.7 / 38
p0	$180.6 \pm 0.553$
p1	$77.78 \pm 0.6493$
p2	$-1.444\text{e}+08 \pm 2.909\text{e}+06$
p3	$9.284\text{e}+07 \pm 1.553\text{e}+05$
p4	- $1.517 \pm 0.0303$

Chip 3, Channel 7, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 7, Enable 0, DAC=4000, ADC Residuals vs Hold







Chip 3, Channel 7, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 7, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 7, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 7, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	182.9 / 39
p0	-689 ± 0.6674
p1	4.715 ± 0.02474
p2	1.141e+04 ± 1.593
p3	31.89 ± 0.008599


Chip 3, Channel 7, Enable 2!, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 7, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 7, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 7, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 7, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 7, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 7, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 7, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 8, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	201.3 / 38
p0	51.34 ± nan
p1	80.73 ± nan
p2	-3.027e+07 ± nan
p3	2.341e+07 ± nan
p4	- - 1.256 ± nan


Chip 3, Channel 8, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 8, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 8, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	272.2 / 38
p0	$56.72 \pm 0.4277$
p1	$87.75 \pm 0.6135$
p2	$-1.535\text{e}+08 \pm 1.414$
p3	$1.362\text{e}+08 \pm 1.414$
p4	$1.068 \pm 0.005131$


Chip 3, Channel 8, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 8, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 8, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	74.76 / 38
p0	$52.36 \pm 0.5794$
p1	$76.94 \pm 0.8857$
p2	$-1.815\text{e}+07 \pm 5.95\text{e}+05$
p3	$1.447\text{e}+07 \pm 2.892\text{e}+05$
p4	$-1.242 \pm 0.03281$


Chip 3, Channel 8, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 8, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 8, Enable 3, DAC=4000, ADC Mean vs Hold



Chip 3, Channel 8, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 8, Enable 3, DAC=4000, ADC Residuals vs Hold







Chip 3, Channel 8, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 8, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 8, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 9, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	173.1 / 38
p0	$107.8 \pm 0.5206$
p1	$77.28 \pm 0.7888$
p2	$-3.679\text{e}+07 \pm 1.09\text{e}+06$
p3	$2.587\text{e}+07 \pm 4.497\text{e}+05$
p4	$1.394 \pm 0.03524$


Chip 3, Channel 9, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 9, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 9, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	118 / 38
p0	$110.8 \pm 0.531$
p1	$82.23 \pm 0.8809$
p2	$-1.723\text{e}+07 \pm 6.872\text{e}+05$
p3	$-1.313\text{e}+07 \pm 4.425\text{e}+05$
p4	$-1.281 \pm 0.03035$


Chip 3, Channel 9, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 9, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 9, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 9, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 9, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 9, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	356.1 / 39
p0	$-754.6 \pm 0.6893$
p1	$5.164 \pm 0.0249$
p2	$1.096\text{e}+04 \pm 1.599$
p3	$32.08 \pm 0.009454$


Chip 3, Channel 9, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 9, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 9, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 9, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 9, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 10, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	232.5 / 39
p0	-696.4 ± 0.7086
p1	5.075 ± 0.02026
p2	1.085e+04 ± 1.162
p3	31.68 ± 0.009203


Chip 3, Channel 10, Enable 0!, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 10, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 10, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	116.6 / 38
p0	$143.4 \pm 0.5517$
p1	$80.17 \pm 0.5975$
p2	$-5.109\text{e}+07 \pm 9.546\text{e}+05$
p3	$3.302\text{e}+07 \pm 8.344\text{e}+05$
p4	$1.489 \pm 0.02193$

Chip 3, Channel 10, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 10, Enable 1, DAC=4000, ADC Residuals vs Hold






Chip 3, Channel 10, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	155.7 / 38
p0	$144.1 \pm 0.5934$
p1	$77.31 \pm 0.5274$
p2	$-5.402\text{e}+07 \pm 8.689\text{e}+05$
p3	$2.364\text{e}+07 \pm 1.395\text{e}+05$
p4	$2.252 \pm 0.03409$


Chip 3, Channel 10, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 10, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 10, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	4538 / 38
p0	$156.9 \pm 0.02581$
p1	$235 \pm 1.701$
p2	$-160.2 \pm 0.02585$
p3	$58.04 \pm 0.02585$
p4	$0.1035 \pm 0.002328$


Chip 3, Channel 10, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 10, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 10, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 10, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 10, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 11, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	212.5 / 38
p0	$167.2 \pm 0.5246$
p1	$85.24 \pm 0.733$
p2	$-2.411\text{e}+07 \pm 5.78\text{e}+05$
p3	$1.966\text{e}+07 \pm 3.226\text{e}+05$
p4	$1.179 \pm 0.02059$


Chip 3, Channel 11, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 11, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 11, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	112.3 / 38
p0	$170.8 \pm 5.749 \times 10^9$
p1	$86.81 \pm 5.749 \times 10^9$
p2	$-1.687 \times 10^7 \pm 2.22 \times 10^9$
p3	$1.574 \times 10^7 \pm 6.87 \times 10^6$
p4	$-1.031 \pm 5.857 \times 10^7$


Chip 3, Channel 11, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 11, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 11, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	387.3 / 38
p0	$159.2 \pm 0.7958$
p1	$125.6 \pm 0.6935$
p2	$-2.49\text{e}+08 \pm 3.052\text{e}+06$
p3	$1.84\text{e}+08 \pm 3.612\text{e}+05$
p4	$1.589 \pm 0.01266$


Chip 3, Channel 11, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 11, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 11, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	406.3 / 39
p0	$-711.7 \pm 0.6353$
p1	$5.145 \pm 0.02636$
p2	$1.078\text{e}+04 \pm 1.743$
p3	$32.02 \pm 0.009416$


Chip 3, Channel 11, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 11, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 11, Enable 4, DAC=4000, ADC Mean vs Hold



Chip 3, Channel 11, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 11, Enable 4, DAC=4000, ADC Residuals vs Hold






Chip 3, Channel 12, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	135 / 38
p0	$3.411 \pm 0.531$
p1	$80.31 \pm 0.827$
p2	$-1.809\text{e}+07 \pm 4.572\text{e}+05$
p3	$1.711\text{e}+07 \pm 5.636\text{e}+05$
p4	$1.06 \pm 0.02011$


Chip 3, Channel 12, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 12, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 12, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	86.9 / 38
p0	$8.086 \pm 0.5114$
p1	$77.46 \pm 1.222$
p2	$-2.968\text{e}+07 \pm 1.224\text{e}+06$
p3	$3.28\text{e}+07 \pm 2.543\text{e}+05$
p4	$0.8907 \pm 0.03692$


Chip 3, Channel 12, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 12, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 12, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	8.774e+04 / 38
p0	-19.56 ± 0.9175
p1	155.3 ± 0.1045
p2	-7.378e+08 ± 1.264e+07
p3	7.422e+07 ± 1.237e+06
p4	12.25 ± 0.0112


Chip 3, Channel 12, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 12, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 12, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	1002 / 38
p0	$19.04 \pm 0.2732$
p1	$105 \pm 0.06733$
p2	$-3.073e+07 \pm 1.414$
p3	$1.064e+08 \pm 1.414$
p4	$0.2799 \pm 0.00388$


Chip 3, Channel 12, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 12, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 12, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	131.3 / 32
p0	$-939.3 \pm 0.9407$
p1	$4.955 \pm 0.02464$
p2	$1.142\text{e}+04 \pm 1.619$
p3	$32.21 \pm 0.01019$


Chip 3, Channel 12, Enable 4!, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 12, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 13, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 13, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 13, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 13, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	381.9 / 39
p0	-798.5 ± 0.689
p1	4.863 ± 0.01764
p2	1.139e+04 ± 1.076
p3	31.87 ± 0.007904


Chip 3, Channel 13, Enable 1!, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 13, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 13, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	2429 / 38
p0	$95.14 \pm 0.9024$
p1	$139.5 \pm 0.5034$
p2	$-2.071\text{e}+08 \pm 1.726\text{e}+06$
p3	$1.039\text{e}+08 \pm 2.5\text{e}+05$
p4	$2.52 \pm 0.01062$

Chip 3, Channel 13, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 13, Enable 2, DAC=4000, ADC Residuals vs Hold






Chip 3, Channel 13, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	2884 / 38
p0	134 ± 0.6759
p1	237 ± 4.338
p2	-256.9 ± 359.3
p3	59.88 ± 70.6
p4	0.1109 ± 0.004116


Chip 3, Channel 13, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 13, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 13, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	230.2 / 31
p0	$147 \pm 0.6102$
p1	$86.54 \pm 0.8462$
p2	$-4.103\text{e}+07 \pm 9.556\text{e}+05$
p3	$2.869\text{e}+07 \pm 2.82\text{e}+05$
p4	$1.222 \pm 0.02874$


Chip 3, Channel 13, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 13, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 14, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 14, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 14, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 14, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	91.45 / 38
p0	$41.4 \pm 0.5204$
p1	$83.16 \pm 0.9586$
p2-	$-1.32\text{e}+08 \pm 3.663\text{e}+06$
p3-	$1.126\text{e}+08 \pm 1.65\text{e}+05$
p4	$1.133 \pm 0.03204$


Chip 3, Channel 14, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 14, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 14, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	2421 / 38
p0	$16.49 \pm 1.02$
p1	$141.4 \pm 0.5177$
p2	$-6.889\text{e}+07 \pm 1.886\text{e}+06$
p3	$3.533\text{e}+07 \pm 9.156\text{e}+05$
p4	$2.483 \pm 0.009102$


Chip 3, Channel 14, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 14, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 14, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	175.1 / 38
p0	$57.88 \pm 0.5018$
p1	$77.11 \pm 0.7236$
p2	$-2.952\text{e}+07 \pm 1.728\text{e}+06$
p3	$1.922\text{e}+07 \pm 1.08\text{e}+06$
p4	$1.45 \pm 0.03622$


Chip 3, Channel 14, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 14, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 14, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	105.3 / 32
p0	-863.2 ± 0.9598
p1	4.836 ± 0.02545
p2	1.12e+04 ± 1.795
p3	32.21 ± 0.01006


Chip 3, Channel 14, Enable 4!, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 14, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 15, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	156.3 / 38
p0	$92.95 \pm 0.5558$
p1	$80.39 \pm 0.843$
p2	$-7.58e+07 \pm 1.85e+06$
p3	$5.52e+07 \pm 2.379e+05$
p4	$1.356 \pm 0.03258$

Chip 3, Channel 15, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 15, Enable 0, DAC=4000, ADC Residuals vs Hold






Chip 3, Channel 15, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	102.3 / 38
p0	$98.96 \pm 0.5784$
p1	$77.32 \pm 0.7409$
p2	$-3.074\text{e}+07 \pm 7.661\text{e}+05$
p3	$2.016\text{e}+07 \pm 2.338\text{e}+05$
p4	$1.494 \pm 0.03424$


Chip 3, Channel 15, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 15, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 15, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	2754 / 38
p0	$77 \pm 0.9966$
p1	$146.6 \pm 0.5022$
p2	$-4.214\text{e}+07 \pm 1.265\text{e}+06$
p3	$2.078\text{e}+07 \pm 6.114\text{e}+05$
p4	$2.538 \pm 0.009764$


Chip 3, Channel 15, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 15, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 15, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	158.6 / 38
p0	116.4 ± 0.5441
p1	80.35 ± 0.6984
p2	-9.946e+06 ± 2.463e+05
p3	6.563e+06 ± 1.633e+05
p4	1.407 ± 0.02418


Chip 3, Channel 15, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 15, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 15, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 15, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 15, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 16, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	101 / 38
p0	$92.09 \pm 0.6135$
p1	$80.23 \pm 0.8092$
p2	$-2.965\text{e}+07 \pm 7.721\text{e}+05$
p3	$2.204\text{e}+07 \pm 2.807\text{e}+05$
p4	$1.31 \pm 0.03084$


Chip 3, Channel 16, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 16, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 16, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	87.04 / 38
p0	100.3 ± 0.5581
p1	80.93 ± 0.785
p2	-3.349e+07 ± 7.336e+05
p3	2.152e+07 ± 1.925e+05
p4	1.487 ± 0.03142


Chip 3, Channel 16, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 16, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 16, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	149.9 / 39
p0	$-753.5 \pm 0.7118$
p1	$4.943 \pm 0.02866$
p2	$1.048\text{e}+04 \pm 1.467$
p3	$32.37 \pm 0.01018$


Chip 3, Channel 16, Enable 2!, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 16, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 16, Enable 3, DAC=4000, ADC Mean vs Hold



Chip 3, Channel 16, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 16, Enable 3, DAC=4000, ADC Residuals vs Hold






Chip 3, Channel 16, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	4128 / 31
p0	$111.9 \pm 0.2743$
p1	$205.2 \pm 1.609$
p2	$199.1 \pm 84.85$
p3	$35.95 \pm 1.414$
p4	$0.1706 \pm 0.002749$


Chip 3, Channel 16, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 16, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 17, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	150.1 / 38
p0	$81.3 \pm 0.5728$
p1	$76.56 \pm 0.8524$
p2	$-3.188\text{e}+07 \pm 8.951\text{e}+05$
p3	$2.246\text{e}+07 \pm 2.517\text{e}+05$
p4	$1.367 \pm 0.03739$


Chip 3, Channel 17, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 17, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 17, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 17, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 17, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 3, Channel 17, Enable 2, DAC=4000, ADC Mean vs Hold





$\chi^2 / \text{ndf}$	1.18e+05 / 38
p0	-712.2 ± 0.999
p1	313.5 ± 0.09587
p2	966.6 ± 1.438
p3	-1196 ± 1.73
p4	-4.925 ± 0.006499

Chip 3, Channel 17, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 3, Channel 17, Enable 2, DAC=4000, ADC Residuals vs Hold







**Chip 3, Channel 17, Enable 3, DAC=4000, ADC Noise vs Hold**




**Chip 3, Channel 17, Enable 3, DAC=4000, ADC Residuals vs Hold**




Chip 3, Channel 17, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 3, Channel 17, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 3, Channel 17, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 0, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	167.2 / 39
p0	$-459.4 \pm 0.7039$
p1	$4.452 \pm 0.02077$
p2	$1.078\text{e}+04 \pm 1.201$
p3	$31.61 \pm 0.009518$


Chip 4, Channel 0, Enable 0!, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 0, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 0, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3596 / 38
p0	$391.4 \pm 0.2387$
p1	$266.2 \pm 2.405$
p2	$139.5 \pm 84.85$
p3	$7.217 \pm 1.414$
p4	$0.09927 \pm 0.00165$

Chip 4, Channel 0, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 0, Enable 1, DAC=4000, ADC Residuals vs Hold






Chip 4, Channel 0, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	2897 / 38
p0	$416.1 \pm 0.2319$
p1	$417.3 \pm 1.453$
p2	---
p3	---
p4	$0.1595 \pm 0.0008086$


Chip 4, Channel 0, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 0, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 0, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 0, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 0, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 0, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 0, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 0, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 1, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 1, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 1, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 1, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	2637 / 38
p0	$338.2 \pm 0.4675$
p1	$242.3 \pm 0.2716$
p2	$-3.313 \pm 3.145$
p3	$37.23 \pm 0.2584$
p4	$0.1108 \pm 0.003846$


Chip 4, Channel 1, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 1, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 1, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 1, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 1, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 1, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	270.1 / 39
p0	$-532.8 \pm 0.6432$
p1	$4.313 \pm 0.02708$
p2	$1.095\text{e}+04 \pm 1.759$
p3	$31.87 \pm 0.009581$


Chip 4, Channel 1, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 1, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 1, Enable 4, DAC=4000, ADC Mean vs Hold



Chip 4, Channel 1, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 1, Enable 4, DAC=4000, ADC Residuals vs Hold





Chip 4, Channel 2, Enable 0!, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$

295 / 39

p0

$-391 \pm 0.7044$

p1

$4.278 \pm 0.01902$


p2

$1.113\text{e}+04 \pm 1.143$


p3

$31.46 \pm 0.009214$


Chip 4, Channel 2, Enable 0!, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 2, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 2, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 2, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 2, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 2, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	74.1 / 38
p0	$361.4 \pm 0.9487$
p1	$20 \pm 0.5302$
p2	$109.8 \pm 0.545$
p3	$21.51 \pm 0.9314$
p4	$-0.02644 \pm 0.007765$


Chip 4, Channel 2, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 2, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 2, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 2, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 2, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 2, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 2, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 2, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 3, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	52.2 / 38
p0	$323.4 \pm 3.138$
p1	$23.77 \pm 0.8383$
p2	$112.3 \pm 3.233$
p3	$24.44 \pm 0.9374$
p4	$-0.1187 \pm 0.008355$


Chip 4, Channel 3, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 3, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 3, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	330.1 / 39
p0	$-432.2 \pm 0.5736$
p1	$4.272 \pm 0.01923$
p2	$1.091\text{e}+04 \pm 1.12$
p3	$31.68 \pm 0.008208$


Chip 4, Channel 3, Enable 1!, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 3, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 3, Enable 2, DAC=4000, ADC Mean vs Hold



Chip 4, Channel 3, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 3, Enable 2, DAC=4000, ADC Residuals vs Hold







Chip 4, Channel 3, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 3, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 3, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 3, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 3, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 3, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 4, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3736 / 38
p0	$341.4 \pm 0.5189$
p1	$269.4 \pm 0.7203$
p2	$40.09 \pm 3.31$
p3	$35.38 \pm 0.2612$
p4	$0.109 \pm 0.003785$


Chip 4, Channel 4, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 4, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 4, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	173.6 / 38
p0	$348.5 \pm 0.5001$
p1	$78.73 \pm 0.7623$
p2	$-3.488\text{e}+07 \pm 8.627\text{e}+05$
p3	$2.501\text{e}+07 \pm 2.668\text{e}+05$
p4	$1.284 \pm 0.03103$


Chip 4, Channel 4, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 4, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 4, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	2398 / 38
p0	$346.9 \pm 0.541$
p1	$273.8 \pm 0.6373$
p2	$111.8 \pm 2.433$
p3	$33.67 \pm 0.2116$
p4	$0.1486 \pm 0.003756$


Chip 4, Channel 4, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 4, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 4, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	141.7 / 38
p0	$341.2 \pm 0.5321$
p1	$77.01 \pm 0.6104$
p2	$-2.718\text{e}+07 \pm 5.081\text{e}+05$
p3	$1.877\text{e}+07 \pm 5.034\text{e}+05$
p4	$1.375 \pm 0.02081$


Chip 4, Channel 4, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 4, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 4, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	161.4 / 32
p0	$-547.9 \pm 1.038$
p1	$4.329 \pm 0.02564$
p2	$1.113\text{e}+04 \pm 1.717$
p3	$31.77 \pm 0.01042$


Chip 4, Channel 4, Enable 4!, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 4, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 5, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3332 / 38
p0	$380.1 \pm 0.5976$
p1	$237.3 \pm 3.017$
p2	$-186.5 \pm 195.8$
p3	$37.8 \pm 33.95$
p4	$0.118 \pm 0.003971$

Chip 4, Channel 5, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 5, Enable 0, DAC=4000, ADC Residuals vs Hold






Chip 4, Channel 5, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	281.5 / 39
p0	$-524.9 \pm 0.6885$
p1	$4.066 \pm 0.01906$
p2	$1.126\text{e}+04 \pm 1.089$
p3	$31.8 \pm 0.008346$


Chip 4, Channel 5, Enable 1!, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 5, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 5, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	2294 / 38
p0	$386.7 \pm 0.2237$
p1	$274 \pm 1.968$
p2	$84.58 \pm 84.85$
p3	$39.16 \pm 1.414$
p4	$0.1137 \pm 0.00147$


Chip 4, Channel 5, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 5, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 5, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 5, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 5, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 5, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 5, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 5, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 6, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 6, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 6, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 6, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	4814 / 38
p0	$555.7 \pm 0.2341$
p1	$1280 \pm 1.557$
p2	$32.35 \pm 84.85$
p3	$46.95 \pm 1.414$
p4	$0.1503 \pm 0.0002041$


Chip 4, Channel 6, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 6, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 6, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	140.2 / 39
p0	-509.1 ± 0.6455
p1	4.469 ± 0.02657
p2	1.13e+04 ± 1.63
p3	31.9 ± 0.008709


Chip 4, Channel 6, Enable 2!, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 6, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 6, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3121 / 38
p0	$391.5 \pm 0.2474$
p1	$243.4 \pm 2.443$
p2	$109.6 \pm 84.85$
p3	$53.66 \pm 1.414$
p4	$0.1013 \pm 0.002014$

Chip 4, Channel 6, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 6, Enable 3, DAC=4000, ADC Residuals vs Hold






Chip 4, Channel 6, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	117.7 / 31
p0	$385.8 \pm 0.5676$
p1	$77.95 \pm 0.8559$
p2	$-2.276\text{e}+07 \pm 1.087\text{e}+06$
p3	$1.721\text{e}+07 \pm 7.047\text{e}+05$
p4	$-1.252 \pm 0.03232$


Chip 4, Channel 6, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 6, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 7, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 7, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 7, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 7, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 7, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 7, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 7, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	104.5 / 38
p0	354 ± 0.7892
p1	23.66 ± 0.4554
p2	113.8 ± 0.6299
p3	23.06 ± 0.8634
p4	-0.06084 ± 0.008077


Chip 4, Channel 7, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 7, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 7, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 7, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 7, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 7, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 7, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 7, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 8, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	5666 / 38
p0	$351.6 \pm 0.2342$
p1	$248.2 \pm 1.726$
p2	$25.82 \pm 84.85$
p3	$36.62 \pm 1.414$
p4	$0.1357 \pm 0.001758$


Chip 4, Channel 8, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 8, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 8, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	171.8 / 38
p0	$359.9 \pm 0.515$
p1	$75.13 \pm 0.5807$
p2	$-1.331\text{e}+08 \pm 2.312\text{e}+06$
p3	$6.972\text{e}+07 \pm 2.522\text{e}+05$
p4	$1.803 \pm 0.03199$

Chip 4, Channel 8, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 8, Enable 1, DAC=4000, ADC Residuals vs Hold






Chip 4, Channel 8, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	150.8 / 39
p0	$-572.2 \pm 0.7157$
p1	$4.3 \pm 0.02581$
p2	$1.162\text{e}+04 \pm 1.559$
p3	$31.94 \pm 0.008923$


Chip 4, Channel 8, Enable 2!, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 8, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 8, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	4327 / 38
p0	$359.2 \pm 0.2327$
p1	$268.1 \pm 1.504$
p2	$103.3 \pm 84.85$
p3	$34.98 \pm 1.414$
p4	$0.1547 \pm 0.001495$


Chip 4, Channel 8, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 8, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 8, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	134.5 / 31
p0	$346.1 \pm 0.5849$
p1	$83.01 \pm 0.8299$
p2	$-2.292\text{e}+07 \pm 6.438\text{e}+05$
p3	$1.95\text{e}+07 \pm 2.812\text{e}+05$
p4	$-1.084 \pm 0.02657$


Chip 4, Channel 8, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 8, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 9, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	189.8 / 39
p0	$-456.6 \pm 0.6794$
p1	$4.755 \pm 0.01865$
p2	$1.06\text{e}+04 \pm 1.013$
p3	$31.6 \pm 0.009003$


Chip 4, Channel 9, Enable 0!, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 9, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 9, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	223 / 38
p0	$402.7 \pm 0.4844$
p1	$76.02 \pm 0.5313$
p2	$-1.136\text{e}+08 \pm 2.078\text{e}+06$
p3	$5.824\text{e}+07 \pm 2.838\text{e}+05$
p4	$1.83 \pm 0.03417$


Chip 4, Channel 9, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 9, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 9, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	6296 / 38
p0	$445.1 \pm 1.277$
p1	$441.4 \pm 0.6181$
p2	$-8.034 \pm 0.5485$
p3	$66.29 \pm 0.1451$
p4	$0.2198 \pm 0.003754$


Chip 4, Channel 9, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 9, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 9, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	108.3 / 38
p0	$393.2 \pm 0.5466$
p1	$80.73 \pm 0.6869$
p2	$-2.641\text{e}+07 \pm 6.221\text{e}+05$
p3	$1.955\text{e}+07 \pm 5.81\text{e}+05$
p4	$1.259 \pm 0.02187$


Chip 4, Channel 9, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 9, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 9, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3440 / 31
p0	$392.4 \pm 0.2554$
p1	$205.5 \pm 1.253$
p2	$72.21 \pm 84.85$
p3	$46.07 \pm 1.414$
p4	$0.2039 \pm 0.002527$

Chip 4, Channel 9, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 9, Enable 4, DAC=4000, ADC Residuals vs Hold






Chip 4, Channel 10, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3333 / 38
p0	$223.3 \pm 0.6366$
p1	$235.7 \pm 4.421$
p2	$-179.2 \pm 172.8$
p3	$52.88 \pm 43.89$
p4	$0.0947 \pm 0.004115$


Chip 4, Channel 10, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 10, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 10, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 10, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 10, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 10, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	9791 / 38
p0	$244.1 \pm 0.9267$
p1	$235.7 \pm 2.53$
p2	$-288.5 \pm 155.8$
p3	$45.38 \pm 21.22$
p4	$0.3169 \pm 0.003934$


Chip 4, Channel 10, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 10, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 10, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	142.1 / 39
p0	-667.3 ± 0.7488
p1	4.693 ± 0.02919
p2	1.083e+04 ± 1.894
p3	32.17 ± 0.01073


Chip 4, Channel 10, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 10, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 10, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 10, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 10, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 11, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	349.7 / 39
p0	$-457.4 \pm 0.6945$
p1	$4.608 \pm 0.01812$
p2	$1.097\text{e}+04 \pm 1.015$
p3	$31.66 \pm 0.008677$


Chip 4, Channel 11, Enable 0!, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 11, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 11, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	67.86 / 38
p0	$361.3 \pm 2.942$
p1	$25.26 \pm 0.7213$
p2	$123.5 \pm 3.089$
p3	$26.88 \pm 0.7658$
p4	$-0.1855 \pm 0.008411$


Chip 4, Channel 11, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 11, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 11, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	142 / 38
p0	$290 \pm 0.8016$
p1	$46.04 \pm 0.5027$
p2	$199.2 \pm 7.999$
p3	$57.06 \pm 2.629$
p4	$-0.1171 \pm 0.03587$

Chip 4, Channel 11, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 11, Enable 2, DAC=4000, ADC Residuals vs Hold







Chip 4, Channel 11, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 11, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 11, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 11, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 11, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 11, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 12, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 12, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 12, Enable 0, DAC=4000, ADC Residuals vs Hold



Chip 4, Channel 12, Enable 1!, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$

324 / 39


p0  $-647.1 \pm 0.6715$

p1  $4.52 \pm 0.01698$


p2  $1.098\text{e}+04 \pm 0.9839$

p3  $32.04 \pm 0.007917$


Chip 4, Channel 12, Enable 1!, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 12, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 12, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 12, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 12, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 12, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 12, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 12, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 12, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 12, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 12, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 13, Enable 0, DAC=4000, ADC Mean vs Hold



Chip 4, Channel 13, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 13, Enable 0, DAC=4000, ADC Residuals vs Hold






Chip 4, Channel 13, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	141.7 / 38
p0	$308.9 \pm 0.5218$
p1	$80.57 \pm 0.8086$
p2	$-2.626\text{e}+07 \pm 6.545\text{e}+05$
p3	$1.802\text{e}+07 \pm 2.301\text{e}+05$
p4	$1.354 \pm 0.03306$


Chip 4, Channel 13, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 13, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 13, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	1682 / 38
p0	$273.7 \pm 0.9366$
p1	$140.5 \pm 0.4907$
p2	$-1.011\text{e}+09 \pm 7.797\text{e}+06$
p3	$4.697\text{e}+08 \pm 4.652\text{e}+05$
p4	$2.598 \pm 0.01135$


Chip 4, Channel 13, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 13, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 13, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	4028 / 38
p0	$307.4 \pm 0.5303$
p1	$269.6 \pm 0.3991$
p2	$-75.54 \pm 5$
p3	$35.79 \pm 0.3027$
p4	--
	$0.1621 \pm 0.003707$


Chip 4, Channel 13, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 13, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 13, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	94.71 / 32
p0	-626 ± 1.101
p1	4.623 ± 0.02606
p2	1.109e+04 ± 1.68
p3	32.12 ± 0.01105


Chip 4, Channel 13, Enable 4!, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 13, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 14, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	67.14 / 38
p0	$285.3 \pm 2.393$
p1	$14.5 \pm 0.4416$
p2	$158.1 \pm 0.6341$
p3	$30.32 \pm 1.023$
p4	$-0.1494 \pm 0.01029$


Chip 4, Channel 14, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 14, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 14, Enable 1!, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 14, Enable 1!, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 14, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 14, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	2278 / 38
p0	$405.3 \pm 0.8771$
p1	$142.7 \pm 0.4434$
p2	$-5.642\text{e}+07 \pm 2.196\text{e}+06$
p3	$2.68\text{e}+07 \pm 1.056\text{e}+06$
p4	$2.535 \pm 0.009434$


Chip 4, Channel 14, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 14, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 14, Enable 3, DAC=4000, ADC Mean vs Hold



Chip 4, Channel 14, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 14, Enable 3, DAC=4000, ADC Residuals vs Hold







Chip 4, Channel 14, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 14, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 14, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 15, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 15, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 15, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 15, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 15, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 15, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 15, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	41.95 / 39
p0	-453 ± 1.241
p1	5.893 ± 0.1157
p2	9857 ± 10.43
p3	32.2 ± 0.02855


Chip 4, Channel 15, Enable 2!, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 15, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 15, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	150.9 / 38
p0	$341.7 \pm 0.5698$
p1	$81.95 \pm 0.8697$
p2	$-4.398e+07 \pm 1.092e+06$
p3	$3.3e+07 \pm 1.572e+05$
p4	$1.256 \pm 0.03184$


Chip 4, Channel 15, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 15, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 15, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	200.1 / 31
p0	$340 \pm 0.6006$
p1	$87.19 \pm 0.9464$
p2	$-2.04\text{e}+07 \pm 1.141\text{e}+06$
p3	$1.712\text{e}+07 \pm 8.693\text{e}+05$
p4	$1.077 \pm 0.0275$


Chip 4, Channel 15, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 15, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 16, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 16, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 16, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 16, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	5098 / 38
p0	$375.9 \pm 0.2457$
p1	$271.3 \pm 1.563$
p2	$81.97 \pm 84.85$
p3	$36.52 \pm 1.414$
p4	-
	$0.1572 \pm 0.001596$

Chip 4, Channel 16, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 16, Enable 1, DAC=4000, ADC Residuals vs Hold






Chip 4, Channel 16, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	196.9 / 38
p0	$340.8 \pm 0.7626$
p1	$101.1 \pm 0.7974$
p2	$-4.82e+07 \pm 8.658e+05$
p3	$3.634e+07 \pm 1.889e+05$
p4	$1.496 \pm 0.02128$


Chip 4, Channel 16, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 16, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 16, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	3475 / 38
p0	$364.7 \pm 0.5426$
p1	$242 \pm 0.413$
p2	$39.29 \pm 2.332$
p3	$37.43 \pm 0.2263$
p4	$0.1321 \pm 0.004077$


Chip 4, Channel 16, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 16, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 16, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 16, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 16, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 17, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 17, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 17, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 17, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 17, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 17, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 17, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	126.4 / 39
p0	$-599.9 \pm 0.7311$
p1	$4.694 \pm 0.02735$
p2	$1.084\text{e}+04 \pm 1.503$
p3	$32.7 \pm 0.009866$


Chip 4, Channel 17, Enable 2!, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 17, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 17, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 4, Channel 17, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 4, Channel 17, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 4, Channel 17, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	145.1 / 31
p0	$284.7 \pm 0.6369$
p1	$85.3 \pm 0.8878$
p2	$-2.595\text{e}+07 \pm 6.756\text{e}+05$
p3	$2.067\text{e}+07 \pm 2.874\text{e}+05$
p4	$1.159 \pm 0.02646$

Chip 4, Channel 17, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 4, Channel 17, Enable 4, DAC=4000, ADC Residuals vs Hold





Chip 5, Channel 0, Enable 0, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$

398 / 38

p0

$-80.91 \pm 0.2451$

p1

$453.9 \pm 1.067$

p2

$2291 \pm 84.85$


p3

$-79.35 \pm 1.414$


p4

$-0.2299 \pm 0.0007641$


Chip 5, Channel 0, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 0, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 0, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	99.19 / 38
p0	$-10.88 \pm 0.8396$
p1	$116.1 \pm 3.047$
p2	$3.021\text{e}+06 \pm 3.091\text{e}+05$
p3	$1.007\text{e}+07 \pm 8.545\text{e}+05$
p4	$-0.4027 \pm 0.01334$


Chip 5, Channel 0, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 0, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 0, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	185.8 / 38
p0	$-11.49 \pm 1.318$
p1	$121.4 \pm 5.142$
p2	$90.96 \pm 97.17$
p3	$376.8 \pm 467.2$
p4	$-0.3122 \pm 0.01346$


Chip 5, Channel 0, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 0, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 0, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	204.4 / 39
p0	$-931.4 \pm 0.7201$
p1	$4.633 \pm 0.02697$
p2	$1.123\text{e}+04 \pm 1.788$
p3	$31.49 \pm 0.009573$


Chip 5, Channel 0, Enable 3!, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 0, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 0, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	317.6 / 31
p0	$-15.46 \pm 0.5084$
p1	$196 \pm 0.01477$
p2	$-3.614 \pm 13.91$
p3	$60.88 \pm 0.1792$
p4	$-0.2766 \pm 0.005457$


Chip 5, Channel 0, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 0, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 1, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	224.8 / 39
p0	-919.3 $\pm$ 0.646
p1	4.476 $\pm$ 0.01848
p2	1.1e+04 $\pm$ 1.031
p3	31.03 $\pm$ 0.008499


Chip 5, Channel 1, Enable 0!, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 1, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 1, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	59.2 / 38
p0	$27.17 \pm 0.728$
p1	$47.55 \pm 1.35$
p2	$-499.1 \pm 123.4$
p3	$420.8 \pm 63.5$
p4	$0.7415 \pm 0.1288$


Chip 5, Channel 1, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 1, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 1, Enable 2, DAC=4000, ADC Mean vs Hold



Chip 5, Channel 1, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 1, Enable 2, DAC=4000, ADC Residuals vs Hold






Chip 5, Channel 1, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	405.8 / 38
p0	$-12.94 \pm 0.4577$
p1	$240.2 \pm 0.1195$
p2	$-656 \pm 7.62$
p3	$46 \pm 0.1857$
p4	$-0.261 \pm 0.00379$


Chip 5, Channel 1, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 1, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 1, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 1, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 1, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 2, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 2, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 2, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 2, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	98.6 / 38
p0	$125.8 \pm 1.022$
p1	$117.4 \pm 3.115$
p2	$181.7 \pm 111.8$
p3	$481.5 \pm 334.3$
p4	$-0.4136 \pm 0.01481$


Chip 5, Channel 2, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 2, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 2, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	158.8 / 38
p0	$128.4 \pm 0.9026$
p1	$108.2 \pm 3.771$
p2	$265.6 \pm 228.1$
p3	$937.4 \pm 861$
p4	$-0.352 \pm 0.01768$


Chip 5, Channel 2, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 2, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 2, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	306.6 / 39
p0	-775.6 ± 0.6462
p1	4.551 ± 0.02484
p2	1.132e+04 ± 1.62
p3	31.21 ± 0.008733


Chip 5, Channel 2, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 2, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 2, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 2, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 2, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 3, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	129.7 / 38
p0	$141.5 \pm 0.4806$
p1	$120 \pm 0.1573$
p2	$1.808\text{e}+05 \pm 4.729\text{e}+04$
p3	$7.689\text{e}+05 \pm 2.011\text{e}+05$
p4	$-0.3566 \pm 0.01043$

Chip 5, Channel 3, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 3, Enable 0, DAC=4000, ADC Residuals vs Hold






Chip 5, Channel 3, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	468.9 / 38
p0	$126 \pm 1.891$
p1	$236.1 \pm 8.149$
p2	$102.5 \pm 286.8$
p3	$53.23 \pm 102.5$
p4	$-0.2285 \pm 0.003957$


Chip 5, Channel 3, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 3, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 3, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 3, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 3, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 3, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	539.4 / 38
p0	$135.2 \pm 2.577$
p1	$235 \pm 9.586$
p2	$64.55 \pm 207.9$
p3	$60.87 \pm 152.8$
p4	$-0.2689 \pm 0.003886$


Chip 5, Channel 3, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 3, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 3, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	142.1 / 32
p0	-794.4 ± 0.8044
p1	4.687 ± 0.02517
p2	1.094e+04 ± 1.55
p3	31.18 ± 0.009849


Chip 5, Channel 3, Enable 4!, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 3, Enable 4!, DAC=4000, ADC Residuals vs Hold



Chip 5, Channel 4, Enable 0, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$

218 / 38

p0

$23.11 \pm 0.5193$

p1

$125 \pm 0.0116$

p2

$629.6 \pm 3794$


p3

$3026 \pm 1.864e+04$


p4

$-0.3228 \pm 0.009546$


Chip 5, Channel 4, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 4, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 4, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	288 / 39
p0	$-846.3 \pm 0.6235$
p1	$4.436 \pm 0.01849$
p2	$1.082\text{e}+04 \pm 1.178$
p3	$31.16 \pm 0.007605$


Chip 5, Channel 4, Enable 1!, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 4, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 4, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 4, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 4, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 4, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	209.6 / 38
p0	$26.58 \pm 1.666$
p1	$185.7 \pm 6.096$
p2	$21.05 \pm 18.29$
p3	$65.6 \pm 85.81$
p4	$-0.2856 \pm 0.006363$

Chip 5, Channel 4, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 4, Enable 3, DAC=4000, ADC Residuals vs Hold







Chip 5, Channel 4, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 4, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 4, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 5, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 5, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 5, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 5, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	390.5 / 38
p0	$220.1 \pm 1.927$
p1	$235 \pm 10.35$
p2	$87.93 \pm 222.8$
p3	$58.49 \pm 104.6$
p4	$-0.1844 \pm 0.003851$


Chip 5, Channel 5, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 5, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 5, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	117.5 / 38
p0	$229.9 \pm 0.9035$
p1	$110.3 \pm 2.439$
p2	$180.1 \pm 57.69$
p3	$346.6 \pm 131.7$
p4	$-0.4639 \pm 0.01673$


Chip 5, Channel 5, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 5, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 5, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	430.8 / 38
p0	$238.9 \pm 5.563e+09$
p1	$182.2 \pm 5.563e+09$
p2	$1.007e+05 \pm 5.478e+09$
p3	$6.018e+05 \pm 993.5$
p4	$-0.275 \pm 5.563e+09$


Chip 5, Channel 5, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 5, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 5, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	114.1 / 32
p0	-635.2 ± 0.9181
p1	4.613 ± 0.02484
p2	1.102e+04 ± 1.543
p3	31.1 ± 0.009964


Chip 5, Channel 5, Enable 4!, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 5, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 6, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	288.5 / 38
p0	$95.97 \pm 1.362$
p1	$132.8 \pm 5.371$
p2	$119.4 \pm 136.2$
p3	$606.5 \pm 754$
p4	$-0.3191 \pm 0.01087$


Chip 5, Channel 6, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 6, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 6, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	292.1 / 38
p0	$82.89 \pm 0.7021$
p1	$232 \pm 2.757$
p2	$70.87 \pm 235.5$
p3	$64.92 \pm 230$
p4	$-0.2143 \pm 0.004259$

Chip 5, Channel 6, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 6, Enable 1, DAC=4000, ADC Residuals vs Hold






Chip 5, Channel 6, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	161 / 38
p0	$99.86 \pm 0.9482$
p1	$112.9 \pm 3.175$
p2	$196.8 \pm 130.8$
p3	$584.2 \pm 428.9$
p4	$-0.4075 \pm 0.0148$


Chip 5, Channel 6, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 6, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 6, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 6, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 6, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 6, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	433.7 / 31
p0	$97.53 \pm 0.5045$
p1	$195 \pm 0.4771$
p2	$1.478 \pm 3.523$
p3	$16.71 \pm 0.1735$
p4	$-0.2854 \pm 0.005202$


Chip 5, Channel 6, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 6, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 7, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 7, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 7, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 7, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	362.6 / 38
p0	$39.54 \pm 0.5773$
p1	$224.7 \pm 2.472$
p2	$7.742 \pm 6.986$
p3	$10.6 \pm 17.67$
p4	$-0.1949 \pm 0.004168$


Chip 5, Channel 7, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 7, Enable 1, DAC=4000, ADC Residuals vs Hold



Chip 5, Channel 7, Enable 2!, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$

149 / 39


p0  $-857 \pm 0.6399$

p1  $4.515 \pm 0.02476$


p2  $1.106\text{e}+04 \pm 1.354$

p3  $31.24 \pm 0.008543$


Chip 5, Channel 7, Enable 2!, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 7, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 7, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	813.4 / 38
p0	$45.19 \pm 0.4565$
p1	$240.3 \pm 0.002745$
p2	$-1.051\text{e}+05 \pm 643.4$
p3	$-103.1 \pm 1.469$
p4	$-0.2563 \pm 0.003733$


Chip 5, Channel 7, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 7, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 7, Enable 4, DAC=4000, ADC Mean vs Hold



Chip 5, Channel 7, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 7, Enable 4, DAC=4000, ADC Residuals vs Hold






Chip 5, Channel 8, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	317.9 / 38
p0	$36.05 \pm 0.7857$
p1	$134.2 \pm 2.167$
p2	$2.659\text{e}+06 \pm 9.623\text{e}+05$
p3	$2.113\text{e}+07 \pm 1.692\text{e}+07$
p4	$-0.2577 \pm 0.02003$


Chip 5, Channel 8, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 8, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 8, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	347 / 38
p0	$23.64 \pm 0.508$
p1	$239.4 \pm 1.015$
p2	$5544 \pm 1.139\text{e}+04$
p3	$437.4 \pm 625.9$
p4	$-0.1862 \pm 0.003912$


Chip 5, Channel 8, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 8, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 8, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 8, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 8, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 8, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 8, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 8, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 8, Enable 4, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	858.8 / 31
p0	$37.93 \pm 1.015$
p1	$203.8 \pm 3.627$
p2	$-141.4 \pm 417$
p3	$42.37 \pm 103.5$
p4	$-0.2355 \pm 0.005022$


Chip 5, Channel 8, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 8, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 9, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	409.1 / 38
p0	$-8.653 \pm 0.4571$
p1	$236.2 \pm 0.01316$
p2	$76.01 \pm 20.37$
p3	$47.39 \pm 0.181$
p4	$-0.2094 \pm 0.003842$


Chip 5, Channel 9, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 9, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 9, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	235.3 / 38
p0	-2.111 ± nan
p1	221.4 ± nan
p2	4.778e+06 ± nan
p3	1.291e+07 ± nan
p4	-0.1988 ± nan


Chip 5, Channel 9, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 9, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 9, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	87.27 / 38
p0	$36.29 \pm 0.6623$
p1	$48.73 \pm 1.213$
p2	$-1209 \pm 252.7$
p3	$915.7 \pm 132.2$
p4	$1.014 \pm 0.1252$

Chip 5, Channel 9, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 9, Enable 2, DAC=4000, ADC Residuals vs Hold






Chip 5, Channel 9, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	229.2 / 39
p0	-911 ± 0.6683
p1	5.235 ± 0.0254
p2	1.099e+04 ± 1.727
p3	31.26 ± 0.009213


Chip 5, Channel 9, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 9, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 9, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 9, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 9, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 10, Enable 0!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	191.3 / 39
p0	$-592.2 \pm 0.6696$
p1	$5.119 \pm 0.01944$
p2	$1.054\text{e}+04 \pm 1.04$
p3	$30.98 \pm 0.008795$


Chip 5, Channel 10, Enable 0!, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 10, Enable 0!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 10, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	521.1 / 38
p0	$183.2 \pm 6.349e+07$
p1	$228.6 \pm 6.349e+07$
p2	$2.245e+04 \pm 5.845e+07$
p3	$7.114e+04 \pm 300.7$
p4	$-0.1845 \pm 6.349e+07$


Chip 5, Channel 10, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 10, Enable 1, DAC=4000, ADC Residuals vs Hold



Chip 5, Channel 10, Enable 2, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$

1087 / 38

p0

$190.2 \pm 2.623$

p1

$235 \pm 24.59$

p2

$-38 \pm 148.3$


p3

$65.54 \pm 194$


p4

$-0.1046 \pm 0.003907$


Chip 5, Channel 10, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 10, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 10, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	432.8 / 38
p0	$195.2 \pm 0.5402$
p1	$210 \pm 0.2035$
p2	$2.537 \pm 0.857$
p3	$0.08604 \pm 9.311$
p4	$-0.25 \pm 0.00493$


Chip 5, Channel 10, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 10, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 10, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 10, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 10, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 11, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	161.3 / 38
p0	$79.28 \pm 0.4708$
p1	$100 \pm 0.005539$
p2	$-10.16 \pm 0.8794$
p3	$0.001892 \pm 0.004557$
p4	$-0.1113 \pm 0.006768$

Chip 5, Channel 11, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 11, Enable 0, DAC=4000, ADC Residuals vs Hold







Chip 5, Channel 11, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 11, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 11, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 11, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 11, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 11, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 11, Enable 3!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	224.2 / 39
p0	-746.1 ± 0.6496
p1	5.016 ± 0.02486
p2	1.083e+04 ± 1.587
p3	31.48 ± 0.009192


Chip 5, Channel 11, Enable 3!, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 11, Enable 3!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 11, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 11, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 11, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 12, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	162.2 / 38
p0	$207.4 \pm 0.4351$
p1	$115 \pm 0.0691$
p2	$8.336e+06 \pm 6.533e+05$
p3	$1.934e+07 \pm 1.362e+06$
p4	$-0.5155 \pm 0.01011$


Chip 5, Channel 12, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 12, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 12, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	121.5 / 38
p0	$213.7 \pm 0.6429$
p1	$108.3 \pm 1.778$
p2	$1.827\text{e}+07 \pm 6.741\text{e}+05$
p3	$3.339\text{e}+07 \pm 4.013\text{e}+05$
p4	$-0.6317 \pm 0.01746$


Chip 5, Channel 12, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 12, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 12, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 12, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 12, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 12, Enable 3, DAC=4000, ADC Mean vs Hold



Chip 5, Channel 12, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 12, Enable 3, DAC=4000, ADC Residuals vs Hold






Chip 5, Channel 12, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	110.5 / 32
p0	-695.5 ± 0.9242
p1	5.181 ± 0.02694
p2	1.097e+04 ± 1.783
p3	31.3 ± 0.01064


Chip 5, Channel 12, Enable 4!, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 12, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 13, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 13, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 13, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 13, Enable 1!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	276.3 / 39
p0	$-769.3 \pm 0.6173$
p1	$4.927 \pm 0.01897$
p2	$1.074\text{e}+04 \pm 1.098$
p3	$31.24 \pm 0.008242$


Chip 5, Channel 13, Enable 1!, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 13, Enable 1!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 13, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 13, Enable 2, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 13, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 13, Enable 3, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	314.6 / 38
p0	$66.43 \pm 0.5347$
p1	$209.5 \pm 1.027$
p2	$7.385 \pm 0.9729$
p3	$2.942 \pm 2.289$
p4	$-0.2703 \pm 0.004967$


Chip 5, Channel 13, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 13, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 13, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 13, Enable 4, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 13, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 14, Enable 0, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	509 / 38
p0	$92.74 \pm 0.2306$
p1	$240.1 \pm 1.298$
p2	$-120.8 \pm 84.85$
p3	$57.74 \pm 1.414$
p4	$-0.1777 \pm 0.001802$


Chip 5, Channel 14, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 14, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 14, Enable 1, DAC=4000, ADC Mean vs Hold



Chip 5, Channel 14, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 14, Enable 1, DAC=4000, ADC Residuals vs Hold







Chip 5, Channel 14, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 14, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 14, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 14, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 14, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 14, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 14, Enable 4!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	104 / 32
p0	-793 ± 0.9717
p1	4.987 ± 0.02776
p2	1.108e+04 ± 1.884
p3	31.5 ± 0.0107


Chip 5, Channel 14, Enable 4!, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 14, Enable 4!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 15, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 15, Enable 0, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 15, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 15, Enable 1, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 15, Enable 1, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 15, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 15, Enable 2, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 15, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 15, Enable 2, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 15, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 15, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 15, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 15, Enable 4, DAC=4000, ADC Mean vs Hold



Chip 5, Channel 15, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 15, Enable 4, DAC=4000, ADC Residuals vs Hold







Chip 5, Channel 16, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 16, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 16, Enable 0, DAC=4000, ADC Residuals vs Hold



Chip 5, Channel 16, Enable 1, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$

342.7 / 38

p0

$128.6 \pm 1.656$

p1

$226.6 \pm 8.058$

p2

$7.681 \pm 10.57$


p3

$8.257 \pm 30.66$


p4

$-0.2003 \pm 0.004339$


Chip 5, Channel 16, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 16, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 16, Enable 2!, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	71.48 / 39
p0	$-678.8 \pm 0.7065$
p1	$5.019 \pm 0.03014$
p2	$1.059\text{e}+04 \pm 1.632$
p3	$31.53 \pm 0.01039$


Chip 5, Channel 16, Enable 2!, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 16, Enable 2!, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 16, Enable 3, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 16, Enable 3, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 16, Enable 3, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 16, Enable 4, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 16, Enable 4, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 16, Enable 4, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 17, Enable 0, DAC=4000, ADC Mean vs Hold




Chip 5, Channel 17, Enable 0, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 17, Enable 0, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 17, Enable 1, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	378.9 / 38
p0	$-20.02 \pm 0.5829$
p1	$234 \pm 2.208$
p2	$64.12 \pm 226.1$
p3	$54.19 \pm 200.5$
p4	$-0.194 \pm 0.004075$


Chip 5, Channel 17, Enable 1, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 17, Enable 1, DAC=4000, ADC Residuals vs Hold




Chip 5, Channel 17, Enable 2, DAC=4000, ADC Mean vs Hold




$\chi^2 / \text{ndf}$	1597 / 38
p0	$-50.77 \pm 0.7032$
p1	$105.5 \pm 0.2081$
p2	$1.124\text{e}+04 \pm 1261$
p3	$2249 \pm 260.2$
p4	$-4.513 \pm 0.01792$

Chip 5, Channel 17, Enable 2, DAC=4000, ADC Noise vs Hold




Chip 5, Channel 17, Enable 2, DAC=4000, ADC Residuals vs Hold






Chip 5, Channel 17, Enable 3, DAC=4000, ADC Mean vs Hold



$\chi^2 / \text{ndf}$	645.3 / 38
p0	$-16.65 \pm 2.593$
p1	$236.4 \pm 10.55$
p2	$42.03 \pm 197.4$
p3	$46.42 \pm 151.8$
p4	$-0.2465 \pm 0.003843$

Chip 5, Channel 17, Enable 3, DAC=4000, ADC Noise vs Hold



Chip 5, Channel 17, Enable 3, DAC=4000, ADC Residuals vs Hold

