Tera-Pixel APS for CALICE

ASIC1.1 Technical Specification

Document Revision 1.1

Jamie Crooks

28 April 2008

	Name	Signature	Date
Project Manager	Jamie Crooks		
Customer/Sponsor	Paul Dauncey		

1. TABLE OF CONTENTS

1.	Tab	le of Contents	2
2.	Intr	oduction	3
		cification of ASIC1 & ASIC2	
		Format	
	3.2	General	5
	3.3	System	6
	3.4	Pixel	7
	3.5	Additional Test Structures	9
4.	ASI	C1.1 Guide Floorplan	10

2. INTRODUCTION

Due to changes in the funding situation in STFC, the scope of this project has changed considerably. The originally planned ASIC2 will now fall under a new project & scope, and will therefore be defined in a separate specification document as/when that new project is approved and begins.

This project will make one further submission, denoted version 1.1, intended to be a subtle variant on the original ASIC1. This variant will fix some design bugs, reduce the number of pixel variants based on testing results, and implement new compatible test structures to further our understanding and produce test results for publication / support of future grant applications.

3. BUG FIXES

Design errors identified in ASIC1 will be corrected in this new revision. These are tabulated below:

Prob	Summary	Corrective action
report		
1	Monostable inactivity, due to incorrect	Change VDDO reference to VDD1V8dig
	VDD reference on final bias transistor in	on the IOUTBIAS12 and IOUTBIAS34
	IOUTBIAS reference.	references.
2	Incorrect biasing of data sense amplifiers	Change the referencing transistor from
	due to current mirror made from	LV to HV transistor for correct matching
	different transistor types.	of oxide thicknesses and therefore
		currents.
3	Internal SRAM write enable signals	Replace the write-generating logic with
	cannot be overdriven to the required 3.3v	new level-shifting cells to correctly up-
	without large static current flow in the	scale the SRAM write signal without
	row logic.	causing large static currents.

Further information on the design errors and their fixes may be found in their respective problem report documents.

4. SPECIFICATION OF ASIC1.1

This section is intended to specify the changes that will be made to ASIC1 for the revision, 1.1. The initial specifications for ASIC1 are shown in grey boxes, while changes (if applicable) are outlined on the right hand side.

4.1 Format

ASIC1	ASIC1.1
Test Structures: Opportunity to explore several different designs depending on design study.	Pixel architectures The preSample pixel variants will be replaced with preShape pixels. The two variants of the preShape pixel will remain, since there is insufficient data to choose between them at this time. Bias lines will be shared between the original and newly-added preShape pixels, so the full array will be biased at the same operating point (bias pads/DACs used previously for the preSample pixel will be redundant) Test pixels The preSample test pixels in ASIC1 will be replaced with corresponding preShape test pixels, and neighbouring NWELLs for
Sub-reticle size, possibly MPW run if available / cost efficient.	realistic modelling of charge-sharing effects. Footprint and pin-out must remain compatible with ASIC1 PCB. Therefore: 4-seats MPW

4.2 General

ASIC1	ASIC1.1	
External (pcb-mounted) components will be used where needed		
No constraint on number of control and power signals (pads)	(no changes)	
No constraint on overall power consumption, but circuits will be selected for long-term low power goal.		
Standard cell pad library from foundry, arranged in a standard pad ring around edge of chip. Bump-bond test pads may be included as additional test structures (see section 4.5) depending on time availability in schedule.	Pads may not be added, but some pads may be 'retired' if not necessary for updated design (these can be omitted from bonding) or end use changed if compatible with existing PCB design (ie change of use of a control signal driven directly by FPGA) No bump bond test pads were included on ASIC1 – no opportunity to include on ASIC1.1 is foreseen.	
Technology: to be selected	Foundry B (as used previously)	
• Foundry A (0.35um)	Wafer count & splits	
• Foundry B (0.18um)	• 12um + DPW 4 wafers = 80 parts	
	• 12um – DPW 2 wafers = 40 parts	

4.3 System

ASIC1	ASIC1.1
Will aim to maximise active area in pixel regions only	
Parallel data output for debug	
No peripheral data storage, live parallel data must be captured or lost	
Sparse pixel readout should be demonstrated in this device (using mostly external control signals)	(no changes to system design)
Comparator threshold is driven from off-chip.	
Individual pixel masking will be implemented to facilitate testing (also an end requirement of system)	
	Per Pixel Trimming
	A feasibility study will determine whether 2 additional bits of trim resolution can be added to the existing preShape pixel design to improve resolution/range of spread adjustment capability.

4.4 Pixel


ASIC1	ASIC1.1
50 microns pixel size	
EPI thickness: Maximum offered on chosen technology: >12um.	Pixel design (preShape) will remain unchanged except for the addition of extra trim bits (if feasible).
4 diodes per pixel	
Physics simulations will define precise location of each.	
Diode type: to be selected from available technology options based on physics simulations.	
Eg: Standard/Deep NWELL	
Diode reset: possible options include continuous / Pulsed reset	
Minimum detectable input: "Fire" threshold ~50% equivalent MIP signal, subject to physics simulations.	
Noise rate (false hits): 10 ⁻⁵	

ASIC1 ASIC1.1	
AGIOT	ASIGNA
Comparator design study to identify a suitable comparator design to meet the above requirements: Either local threshold trimming or autozero will be necessary to overcome mismatch, reset noise (if applicable) to meet target noise rate. Clocked/continuous circuits will be considered and evaluated for their low-power operation.	Comparator architecture will not change, but extra trim range is desirable (ideally 2 additional bits)
Acceptable probability of pixel overflow=	(no changes affecting this)
10e-10	
(Equivalent to 6 local memories per pixel at 10e-5 noise rate, or 3 local memories per pixel at 10e-6 noise rate)	
If in-pixel memories would be DRAM. Will consider resulting output data rate to respect DRAM lifetime, possibly requiring refresh cycles/on-chip static storage.	The selected approach (SRAM) for ASIC1 will be carried forward to ASIC1.1
If memories are not located inside the pixel, SRAM cells may be preferred for their long-term storage capability.	
The selection of DRAM vs SRAM will be made early into the design process, but is left open for further study at this PDR.	
Time available for readout between bunch trains = 98ms	
16 bits implemented for time-stamp storage	13 bits implemented for time-stamp storage (as in ASIC1)
Outcome from feasibility study recommends implementing the memory management logic for a set of pixels in one <u>dead</u> pixel called a "local controller". This reduces the logic in the pixel (improving sensitivity) at the cost of one known dead pixel per 2N active pixels & high routing density (negligible impact for high energy particles). Depending on process technology chosen, N might range from 8 to 15, yielding an average dead space of 6% to 3% respectively.	

4.5 Additional Test Structures

ASIC1	ASIC1.1
Test transistors	None (as ASIC1)
Isolated comparator designs, with inputs and outputs wired to pads for test/characterisation in isolation.	Comparator input/outputs may be accessed in one of the test pixels.
Trial bump bond pads on one edge for assembly tests. (subject to available design time before target submission deadline).	No bump-bond test pads.

5. ASIC1.1 GUIDE FLOORPLAN



Pin compatibility with ASIC1 must be maintained so the existing PCB and DAQ system can be used for ASIC1.1 testing.