


Pre-Shape Pixel Array 84x84




Un-Buffered Global Voltage signals: Static during operation

ARRAY_VTH+
ARRAY_VTH-
ARRAY_PWD
ARRAY_PHB
ARRAY_SHAPER_VCSN
ARRAY_MUX_ADR<2:0>
ARRAY_SR_RST

RAL Microelectronics Group	
Project Name	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixel_array_1_presetope_v1.2
Last QA Review	Date 15.10.2015 14:42 2006
Last Changed	Date 15.10.2015 14:42 2006

Pre-Sample Pixel Array 84x84




RAI Microelectronics Group
Tera-Pixel ASIC for CALICE
Logic circuits
pixel_array_1_presample_v1.2
Last QA Review

Last Changed Date: 15.10.2015 10:57:39 2006

Pixels

Logic

Pixels




Biases

RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	<code>pixel_row_preshape_v1.2</code>
Last QA Review	
Last Changed	Dec 14 15:55:52 2006

Pixels




Logic

Pixels



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixel_row_presample_v1.2
Last QA Review	
Last Changed	Dec 14 16:04:06 2006

Diodes





Used for SRAM write _only_

Digital logic 1.8v supply

Analog 1.8v supply to pixels and their biases

Isolated 1.8v use by monostates only. May drop during switching.



Config SR Clocks

TimingCode<12:0>


DotCode<8:0>

TimingCode<12:0>, DotCode<8:0>

SRAM REGISTER


BIT<21:0>

BIT<21:0>




RAI Microelectronics Group

Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixel_slice_preshape_v1.2
Last QA Review	Dec 14 15:31:15 2006
Last Changed	Dec 14 15:31:15 2006




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixel_slice_presample_v1.2
Last QA Review	
Last Changed	Dec 14 15:39:30 2006


Preamplifier Bias




Shaper Bias



ComPARATOR




MISO





ARRAY CIRCUITS

RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixbias_prshcm_arr_mso
Last QA Review	
Last Changed	Dec 13 18:13:23 2006

Pixel SF Preamp Bias Circuits



Comparator





ARRAY CIRCUITS

Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixbias_prsmplRT_arr_v1.2
Last QA Review	
Last Changed	Dec 14 14:01:40 2006


RAI Microelectronics Group

Preamplifier Bias


Shaper Bias



ComPARATOR Bias



MISO




COLUMNS CIRCUITS


RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixbias_prshcm_col_mso
Last QA Review	
Last Changed	Dec 14 14:30:20 2006

VDDA
VSSA


Pix SE Preamp Bias




Out SF




Comparator Bias



MISO 1



MISO 2



Column Circuits




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixbias_prsmpRT_col_v1.2
Last QA Review	
Last Changed	Dec 14 13:57:04 2006

Charge Preamp

Shaper

Comparators

Pulse Gen



$i(\text{compbias1}) = 250\text{nA}$ nom.




$i(\text{shapercasen}) = 1.5\text{V}$

$i(\text{shaperbias1}) = 1.5\mu\text{A}$ nom.

$i(\text{precasen}) = 1.5\text{V}$



RAL Microelectronics Group	
Project	Tera-Pixel APS for CAICE
Library Name	calice_circuits
Block Name	pixel_preshape_final_mso_v1.2
Last QA Review	
Last Changed	Dec 14 16:18:05 2006

Pulse Gen





preRstInB
Rst_SampleInB

Rst_SampleIn



Comparators



1.2 μ A
2.5 μ F



SF

Charge Amp


Sample

RAL Microelectronics Group	
Project	Tera Pixel APS for CALICE
Library Name	caille_circuits
Block Name	pixel_presample_final_mso_v1.2
Last QA Review	
Last Changed	Dec 14 14:21:33 2006


900 nA




1.3 μ A
2.5 μ F



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasability
Block Name	logic_monostable_200ns_v1.1
Last QA Review	
Last Changed	Dec 13 14:07:22 2006



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasability
Block Name	logic_monostable_600ns_v1.1
Last QA Review	
Last Changed	Dec 14 13:48:09 2006



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	comp_ddnmmos_pix
Last QA Review	
Last Changed	Dec 11 16:16:13 2006

< < < < < AT ROW LOGIC > > > > >

VDD

500 nA

VSS

"p18"
w=15
l=1
m:1

"p18"
w=15
l=2
m:1

"p18"
w=15
l=1
m:1


"p18"
w=5
l=0.25
m:1

"p18"
w=5
l=0.25
m:1


"n18"
w=2
l=0.3
m:1

"n18"
w=2
l=0.3
m:1

"n18"
w=2.5
l=4
m:1





RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	comp_ddpmos_pix
Last QA Review	
Last Changed	Nov 24 16:22:21 2006



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	comp_ddpmos_pix_trim
Last QA Review	
Last Changed	Dec 7 11:11:15 2006


42 - CHANNEL VERSION





RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	mux_6
Last QA Review	
Last Changed	Sep 28 11:41:55 2006


Address Decoding




RAI Microelectronics Group

Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	mux_6x7
Last QA Review	
Last Changed	Dec 5 15:14:03 2006

Assume each clock input
is connected to 126 gates
Local buffer required for
every row.





LotchedMaskedHits<4:1:0>




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	latch42
Last QA Review	
Last Changed	Dec 5 13:28:12 2006

NB: Check lifetime and leakage on this storage cap
Default (non-hit) case is to charge this cap to 1.8v


POWER UP	phi1 off phi2 on RstB on (low)
IN-SERVICE RESET	phi1 X phi2 off (low) RstB pulsed on (low) during phi2



RAL Microelectronics Group	
Project	Tera Pixel APS for CALICE
Library Name	calice_circuits
Block Name	sram_bdir_shift1.5_endstop
Last QA Review	
Last Changed	Dec 9 09:20:13 2006



NB: Shift reg resets to 10000000000000000000





RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	sram_bidir_shift15
Last QA Review	
Last Changed	Dec 9 10:48:05 2006


New Shiftreg Revision 1.3

- > Inverters made equal size ($\times 1$)
- > Added reset transistor

POWER UP
 phi1 off
 phi2 on
 RstB on (low)




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	sram_maskreg_shift1.3
Last QA Review	
Last Changed	Dec 5 14:23:33 2006




Set Row Code input to the unique row address: with net names in schematics, with repeated tie up/down cells in layout.

GRAY CODE should be used

Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	row_encoder
Last QA Review	
Last Changed	Dec 8 11:53:09 2006




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	row_encoder_84
Last QA Review	
Last Changed	Dec 13 11:11:22 2006





5 bit pixel config code:

$\text{MSB} = \text{Mask}_{3:\emptyset} = \text{Trim}$
 Data shifts in LSB first




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	maskreg5
Last QA Review	
Last Changed	Dec 6 15:24:19 2006






RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasability
Block Name	sram_7T
Last QA Review	
Last Changed	Sep 29 13:22:30 2006




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	sram_reg7.22
Last QA Review	
Last Changed	Dec 12 17:09:22 2006




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	i_sense_se_1bit_v1.2
Last QA Review	
Last Changed	Dec 15 10:46:29 2006

NOTE VDD MUST BE 3v3, hence hv transistors used





RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	isense_bias_v1.2
Last QA Review	
Last Changed	Dec 15 09:28:26 2006

RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	isense_iref_master_v1.2
Last QA Review	
Last Changed	Dec 14 11:49:02 2006




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	isense_iref_v1.2
Last QA Review	
Last Changed	Sep 29 10:33:57 2006






RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_inv_x0
Last QA Review	
Last Changed	Sep 28 11:41:11 2006




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_inv_x1
Last QA Review	
Last Changed	Sep 28 11:46:11 2006




Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_inv_x1_lim
Last QA Review	
Last Changed	Dec 8 11:32:40 2006


RAL Microelectronics Group



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_inv_x1_limbias
Last QA Review	
Last Changed	Dec 8 12:02:56 2006




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_invOE_x1
Last QA Review	
Last Changed	Sep 28 11:42:37 2006



RAL Microelectronics Group


Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_inv_x2
Last QA Review	
Last Changed	Sep 28 11:45:54 2006



RAL Microelectronics Group


Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_inv_x3
Last QA Review	
Last Changed	Sep 28 11:42:15 2006

RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_inv_x3_hv
Last QA Review	
Last Changed	Sep 29 15:18:48 2006




VDD
VSS


RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_inv_x4
Last QA Review	
Last Changed	Sep 28 11:42:24 2006




VDD
VSS




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_nand2_x0
Last QA Review	
Last Changed	Sep 28 11:41:02 2006



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_nand3_x0
Last QA Review	
Last Changed	Sep 28 11:42:56 2006




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_nor2_x0
Last QA Review	
Last Changed	Sep 28 11:45:21 2006




RAL Microelectronics Group

Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_nor3_x0
Last QA Review	
Last Changed	Sep 28 11:41:39 2006





RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	logic_or6
Last QA Review	
Last Changed	Sep 28 11:43:44 2006



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasability
Block Name	logic_inv_x0
Last QA Review	
Last Changed	Sep 28 11:41:11 2006


RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasability
Block Name	logic_inv_x1
Last QA Review	
Last Changed	Sep 28 11:46:11 2006






VDD
VSS

RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasability
Block Name	sw1_18
Last QA Review	
Last Changed	Sep 28 11:41:21 2006




VDD
 VSS

RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	sw1_18
Last QA Review	
Last Changed	Sep 28 11:41:21 2006



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	caliceRT
Block Name	sw1_NOINJ_18
Last QA Review	
Last Changed	Oct 13 10:05:15 2006

VDD1V8dig
VSSdig




×4 buffers drive
the full column
length (84 pix)

Timing Code in
the column is in
inverted format

Every second pixel row
(every 100um) a local
buffer drives 2 rows both
left and right (ie 4 SRAM
banks)

RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	TimingCodeDistribution
Last QA Review	
Last Changed	Dec 12 11:16:13 2006

RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	TimingCodeSharedBuffer
Last QA Review	
Last Changed	Dec 12 11:07:32 2006



VDD1V8dig
VSSdig

TimingCodeIn<12:0>

TimingCodeOut<25:0>

TimingCodeOut<12:0>
R1<12:0> R0<12:0>
TimingCodeOut<25:13>

VDD1V8dig
VDD
VSS
VSSdig

logic_inv_x2
l0<12:0>

TimingCodeIn<12:0>