

Science & Technology Facilities Council Rutherford Appleton Laboratory, Harwell Science and Innovation Campus, Didcot, OX11 0QX United Kingdom

Tel +44 (0)1235 445000 Fax +44 (0)1235 445808 www.scitech.ac.uk

CMOS Sensor Design Group

Tera-Pixel APS for CALICE ASIC1 User Manual

Document Revision 1.0.135

Jamie Crooks

17 July 2007

Version 1.0.136

1. Intro	duction	. 3
1.1	Related documents	. 4
1.2	Revision History	. 4
1.3	Top Level Layout	. 5
1.4	Pixel Overview	. 6
1.5	Pixel Variants	. 7
1.6	Pixel Layouts	. 9
1.7	Diode Size & Location	10
1.8	Digital System Overview	11
1.9	Row Logic Overview	12
1.10	Data Format	13
1.11	Hit location look-up table	14
1.12	Pixel Identification	15
1.13	Shift registers	16
1.14	Latch Hold Circuit	18
1.15	Comparator Operation	19
1.16	Bias Currents	20
1.17	Reference Voltages	20
1.18	Power Supplies	21
2. Senso	or Initialisation	22
2.1	Summary of Required Signals during Power-Up	23
3. Senso	or Operation	24
3.1	Configuration Programming	25
3.1.1	Total configuration memory	26
3.1.2	Cold start	26
3.1.3	Detailed flow diagram	27
3.2	preShape Pixel Reset	28
3.3	preSample Pixel Reset	29
3.4	Initialise Logic for Bunch Train	31
3.5	Bunch train operation (Hit Capture)	32
3.6	Initialise Logic for Readout	33
3.6.1	Row controller Initialisation	33
3.6.2	Latch safe mode	33
3.7	Data Readout	34
4. Senso	or lesting	36
4.1	Hit override	36
4.2		36
4.3	Overflow Flag	37
4.4	Pixel Test Structures	37
4.4.1		38
4.4.2	Test pixel A	37 10
4.4.3	Test Pixel C	4U 41
4.4.4	I est fixel C	41

1. INTRODUCTION

The development of the *Monolithic Active Pixel Sensor* (MAPS) prototype solution for the CALICE project is spread across three years and will produce two sensors. The first sensor ("ASIC1"; this document) specifically targets the pixel design, of which four are implemented for evaluation. The most favourable pixel design will then be implemented into a larger-scale "ASIC2" device suitable for beam tests.

This document provides a complete technical reference manual for the ASIC1 test sensor.

Some useful facts and figures:

ASIC1 chip	Number of pads	265 (numb	ered as 300 pad sites)
	Number of pixels	28,224	
	Pixel size	50x50 micron	S
	Sensitive area	79.4mm²	
	of which "dead"	11.1%	
	Dimensions (design)	10.31 x 9.54 r	nm
	Dimensions (cut die)	10.50 x 9.70 r	nm
Manufacturing process	Feature size	0.18 micron	
	Metal routing layers	6	
	Poly layers	1	
	Epitaxial Layer	12 & 5.5 micro	on wafer splits
	Special implant	None & std De	eep P-Well wafer
		splits	
	Die thickness	16 mils	(~400 microns)
Number of transistors	preShape pixel	160	(+27 capacitors)
	preSample pixel	189	(+34 capacitors)
	Control logic (total)	~1.3 million	
	Embedded SRAM (total)	~2 million	
	ASIC1 sensor (total)	~8.2 million	
Analog pixel performance	preShape pixel	Gain	94 μV/e⁻
		Noise	23 e [−]
		Power *	8.9uW
	preSample pixel	Gain	440 µV/e⁻
		Noise	22 e [−]
		Power *	9.7uW
Data Architecture	Configuration memory	141,120 bits	
	SRAM storage memory	280,896 bits <i>(effective[†] 383,040</i>	
	Readout architecture	30 bit parallel	data
	Max readout speed	5Mhz	

* Quoted pixel power is for a single pixel operating continuously at typical operating current: any powering duty cycle is not included in this figure.

t Effective memory includes row-address ROM which is read at the same time as hit-data

1.1 RELATED DOCUMENTS

Document Title	Author
ASIC1 Pin list	J Crooks
ASIC1 Schematics	J Crooks
ASIC1 Testing Specification	

1.2 REVISION HISTORY

Comment	Revision code	Date
Draft document distribution	1.0.24	
Draft document distribution	1.0.77	
Draft document distribution	1.0.123	6/7/07
Full document release (v1.0)	1.0.135	17/7/07

1.3 TOP LEVEL LAYOUT



The plot above excludes top level metal, as this has 83% coverage with few recognisable features. The image shows clearly the areas of pixels (dark), the logic columns and the single row of bias transistors across the centre.



Chip orientation marks are located in the bottom left corner, and include © symbol, manufacturer TSL logo and name characters: INMAPS, RAL, CALICE ASIC1.

Pin 300 Pin 1 Pin 2

Overall chip dimensions (edge of pads) = 10.31×9.54 mm Overall chip dimensions (cut die approx) = 10.5×9.7 mm

1.4 PIXEL OVERVIEW

Two pixel architectures for charged particle detection are implemented: The 50 micron pixels contain four N-well diodes for charge-collection; analog front-end circuits for signal pulse shaping; comparator for threshold discrimination; digital logic for threshold trim adjustment and pixel masking. Block diagrams are shown below.

The "preShape" pixel contains single-ended charge preamplifier, shaper, differential comparator and hit-logic. The comparator takes the input and output of the charge preamplifier as the pseudodifferential signal level. During a hit event the hit-logic will generate a one-time "hit-flag" output to the logic. The CR-RC shaper output will decay according to input signal magnitude, after which the pixel can accept another event.

The "preSample" pixel contains single-ended voltage preamplifier, charge amplifier, sampling capacitor, differential comparator and self-reset logic. The charge amplifier output is sampled after reset; the comparator takes the reset sample and the real-time output from the charge amplifier as the pseudo-differential real-time signal level. After a hit event the pixel generates a "hit-flag" output to the logic, and implements a self-reset sequence after which the pixel can accept another event.



1.5 PIXEL VARIANTS

Two variants of each pixel design were implemented to explore the N-Well capacitor technology that was used in the analog front end. The N-Well accumulation capacitor is reviewed below for reference:



Where a small capacitance is required, the pixel designs implement two of these unit 1x1 um capacitors in series. Where a large capacitance is required, the pixel designs implement many of these unit 1x1um capacitors in parallel. Simulations were run for each of the possible permutations of capacitor orientations in the analog front end of both pixel architectures: The two best-performing circuits in each architecture were selected as pixel variants for manufacture.





The variants are numbered **1**2**3** correspond to the four quadrants of the sensor as illustrated below:



1.6 PIXEL LAYOUTS

Pixel layouts up to metal 1 are shown below. Since the pixel layouts overlap into neighbouring pixels, the dotted square is added to show the boundary of a single 50 micron pixel.



The same region is shown again with only N-Well and deep P-Well layers shown, again with the dotted line to indicate the boundary of a single 50 micron pixel. Only the four pixel diodes (pushed towards the corners) are left unshielded by deep P-Well.



1.7 DIODE SIZE & LOCATION

The exact locations of diode centres within a pixel are specified below:



1.8 DIGITAL SYSTEM OVERVIEW

A row of 42 pixels is served by a block of control logic, which takes the 42 hit inputs and stores locations of hits in its available SRAM registers. During the readout phase, the SRAM registers that contain hit data are read out through sense amplifiers at the base of the column.



The full "column" contains 168 active rows, each comprising 42 pixels, logic and SRAM (equivalent to another 5 "dead" pixels). The column is 2350 microns wide. Four of these are placed adjacent to make the full sensing area in ASIC1.

1.9 Row Logic Overview

The internal row logic comprises latch-hold circuits which sample the current state of the 42 "hit" input signals. These are arranged into banks of 6, each of which generates a hit flag. A multiplexer sequences through 7 address codes, interrogating each of the 7 hit flags. If a hit flag is set, the 6-bit hit pattern is written to the next available SRAM memory, along with a bank code and the global timestamp. SRAM locations available are controlled by a bi-directional shift register, which is clocked once for each hit pattern that is stored. This register is then clocked in reverse during readout, so activate the memory cells which have valid data. There are 19 SRAM registers in each row controller. Block diagram representation of the row logic is shown below.



1.10 DATA FORMAT

The parallel data output is summarised in the diagram below to illustrate bit assignments and inversions so hit data can be reconstructed off-chip.



SRAM REGs [21:0]

1.11 HIT LOCATION LOOK-UP TABLE



Version 1.0.136

1.12 PIXEL IDENTIFICATION

The diagram below may be useful when reconstructing physical location of hit data. Quadrant, pixel, row and column numbers are indicated to create a unique address space.

Sensor viewed from above:

STANDARD ORIENTATION: ROWS





Version 1.0.136

ASIC1 User Manual

1.13 SHIFT REGISTERS

The ASIC1 sensor implements the same standard three-clock-phase shift register cell in a number of locations. The basic cell is illustrated here:



The table below summarises the different application of this basic cell in the sensor, and the polarity (*at the pins*) for each of the clocks and reset signals.

		Control	Signals	
Application of SR Cell				
Fast Config (top)	Phi1	Phi2	Phi3	RstB
Slow Config	Phi1	Phi2	Phi3	Rst
Fast Config (bottom)	Phi1	Phi2	Phi3	RstB
Logic SRAM controller	Phi1	Phi2	Phi3	RstB

The table below summarises the functional stable states for the shift register cell:

	Phi1	Phi2	Phi3	Rst
Reset	0	1	0	1
Stable (data held)	1	0	1	0
Transfer (dynamic storage)	0	1	0	0

The conditions defined below should be observed during power-up & operation to prevent possible internal conflict:

	Phi1	Phi2	Phi3	Rst
Invalid state	Х	Х	1	1
Power-up (recommended)	1	1	0	1

After power-up, the recommended state should be advanced to the Reset state by changing phi1 from 1 \rightarrow 0.

Clock diagrams for correct operation are illustrated below:





- (t1) For zero-to-one transitions, phi3 must lead phi1
- (t1) For one-to-zero transitions, phi1 must lead phi3
- (t2) Phi2 and phi3 must be non overlapping (also with phi1 ensured by statements above).
- (t3) Reset must be applied (active low) during phi2 phase

Typical values used in 50Mhz simulations are shown in the table below:

t1	Phi1 ←→ Phi3	2ns
t2	Phi3 ←→ Phi2	2ns
t3	Phi2 ← → RstB	2ns
Data Update		6ns
Data Latched		6ns

1.14 LATCH HOLD CIRCUIT

A circuit diagram of a single channel latch hold circuit is shown below.



The table below summarises the functional stable states for the latch-hold cell (control signals are referred to by their name and correct polarity for the ASIC1 pin):

Circuit behaviour	HOLDB	LATCHSAFE
Hit Latched	1	0
Hit Latched	0	0
Inactive: Safe State	0	1

1.15 COMPARATOR OPERATION





1.16 BIAS CURRENTS

The table below summarises all the bias currents that are required for ASIC1 operation.

Pin	Name	Direction	Circuit	Typical Value	Ratio
157	debugsfbias	Input	Debug Test Structures (all)	200uA into pad	5:1
					100:1
277	I12_IOUTBIAS	Output	PreShape pixels: Front end	125uA out of pad	25:1
274	I12_MSOBIAS1	Output	PreShape pixels: Monostable	90uA out of pad	250:1
258	I12_PREBIAS	Output	PreShape pixels: Front end	150uA out of pad	100:1
272	I12_COMP1BIAS	Input	PreShape pixels: Low gain comp	65uA into pad	200:1
273	I12_COMP2BIAS	Output	PreShape pixels: High gain comp	83uA out of pad	250:1
256	I12_COMPBIASTRIM	Input	PreShape pixels: Comp trim	85uA into pad	500:1
257	I12_SHAPERBIAS	Output	PreShape pixels: Front end	150uA out of pad	100:1
107	I34_COMPBIAS1	Input	PreSample pixels: Low gain comp	40uA into pad	200:1
106	I34_COMPBIAS2	Output	PreSample pixels: High gain comp	100uA out of pad	250:1
124	134_COMPBIASTRIM	Input	PreSample pixels: Comp trim	85uA into pad	500:1
101	134_IOUTBIAS	Output	PreSample pixels: Front end	125uA out of pad	25:1
105	I34_MSOBIAS1	Output	PreSample pixels: Monostable 1	90uA out of pad	250:1
104	134_MSOBIAS2	Output	PreSample pixels: Monostable 2	90uA out of pad	250:1
123	134_OUTSFBIAS	Output	PreSample pixels: Front end	120uA out of pad	100:1
122	I34_PREBIAS	Output	PreSample pixels: Front end	130uA out of pad	100:1
121	I34_SFBIAS	Input	PreSample pixels: Front end	90uA into pad	100:1
232	ISENSE_COLREF	Input	Sense amplifier column bias	50uA into pad	20:1
295	ISENSE_ICOMPBIAS	Output	Sense amplifier bias: Comparator	83uA out of pad	250:1
296	ISENSE_IOUTBIAS	Output	Sense amplifier bias: Output	125uA out of pad	25:1
294	ISENSEBIAS	Input	Sense amplifier bias	65uA into pad	32:1

1.17 REFERENCE VOLTAGES

The table below summarises all the reference voltages that are required for ASIC1 operation.

Pin	Name	Circuit	Typical Value
125	VPREAMPCASC34	PreSample pixels	1.1v
255	VPRECASC12	PreShape pixels	0.8v
100 128 246 297	VRST	PreSample pixels	Optional connect to VDD1V8pix or ext
254	VSHAPECASC12	PreShape pixels	1.5v

1.18 POWER SUPPLIES

Name	#Pins	Scope	Volts	Current	Group
VDD1V8pix	8	Analog pixel circuits: Front	1.8v	180mA	Analog
VSSpix	8	end preamplifiers and		(typical static *)	
	6	Appleg (first stage)	1.0,7	27~^	Applog
	6	comparator in the nivel	1.0V	(typical static *)	Analog
	6		1.0,7		Digital
VSSdco	6	comparator in the pixel and 200ns monostable	1.00	(typical static *) +280mA max [†] TBC	Digital
VDD1V8mso	6	Isolated 600ns monostable	1.8v	280mA max [†] TBC	Digital
VSSmso	6	power supply			Ū
VDD1V8sram	6	Isolated power supply for	1.8v	10mA (switching	Digital
VSSsram	6	in-pixel config SRAMs		current during	
				config)	
VDD1V8dig	11	Digital logic: Row	1.8v	250mA TBC	Digital
VSSdig	11	controllers, SRAM memories,		(switching current)	
VDDO	11	Digital IO buffers	3.3v	32mA	
VSSO	11			(switching current)	
VDD3V3dig	1	Bias reference for sense amplifiers	3.3v	Neg. <0.1mA (static bias ref)	
VDD2V5dig	4	SRAM write buffers: overdrive supply	3.3v	30mA max (switching current)	

* Static power in pixels reduces to ~zero when the enable pins are deactivated.

Max current occurs when every pixel detects a hit simultaneously (extremely rare!)
 this figure should be divided by the number of pixels (28k) for hit-rate calculations

2. SENSOR INITIALISATION



2.1 SUMMARY OF REQUIRED SIGNALS DURING POWER-UP

For the various shift register cells

	Control Pins: Power-up requirement					
Application of SR Cell	Phi1 Phi2 Phi3 Rst (/RstB)					
Fast Config (top)	1	1	0	0		
Slow Config	1	1	0	1		
Fast Config (bottom)	1	1	0	0		
Logic SRAM controller	1	1	0	0		

For the latch-hold circuit

Pin Name	Power-up requirement
LATCHSAFE	1
HOLDB	0

For the monostable power-on reset:

Pin Name	Power-up requirement
MONOPOR	1

For the sense amplifiers

Pin Name	Power-up requirement
SENSE_Enb	1

To disable the analog pixel circuits

Pin Name	Corresponding circuits	Power-up requirement
ENABLE12	PreShape pixels	0
ENABLE34	PreSample pixels	0

3. SENSOR OPERATION

The general cycle of operation is summarised in the diagram below. Each of these sections is considered in more detail in the pages that follow.



3.1 CONFIGURATION PROGRAMMING

The diagram below illustrates the configuration structure.



The configuration shift register inside each pixel is arranged as follows:



	Reset Value	Action when 0	Action when 1
MASK	0	Pixel active	Pixel hits are suppressed
TRIM[#]	0	Weighted current source	Weighted current source
		is inactive	is active. LSB switches
			the smallest current; MSB
			switches the largest
			(binary weighted) current.

3.1.1 TOTAL CONFIGURATION MEMORY

The total configuration memory space comprises 5 bits per pixel; for the full ASIC1 sensor this requires 141,120 bits.

3.1.2 COLD START

The configuration routine may be omitted, provided the "slow" configuration shift register is reset according to the diagram in section # : [shift registers]. The pixel trim and mask bits' reset value are included in the table above: the default operation is for the pixel to be active (unmasked) with no comparator trim adjustment.

3.1.3 DETAILED FLOW DIAGRAM

The configuration routine comprises alternating between" fast" programming the top serial shift register; and slow clocking the in-pixel shift registers in parallel. "Readback" from the top and/or bottom shift register is possible to verify the data that was programmed.



3.2 PRESHAPE PIXEL RESET

The analog front end in the preShape pixel has a single reset switch around the diode preamplifier. During bunch-train operation, the reset switch remains open: The diode node voltage drops as signal charge is collected (eventually saturating). In the typical case, the pixel is expected to be reset immediately before each bunch train commences, and then powered down during readout.



A total of 3 microseconds should be allowed from powering/enabling the preShape pixel before it is ready for normal operation. The initial power-up and reset sequence allows time for the amplifier outputs to settle in reset, and then again once the reset has been released due to charge injection. A shorter "in-service" reset pulse may be used if the pixel has not been disabled. Both reset timings are illustrated in the diagram below:



3.3 PRESAMPLE PIXEL RESET

The analog front end in the preSample pixel has several reset circuits: The diode, shaper and sampling capacitor have independent reset circuits. During bunch-train operation, the diode reset switch remains open: The diode node voltage drops as signal charge is collected (eventually saturating). Signals that exceed the threshold will trigger a self-reset sequence that applies internal shaper and sample resets. In the typical case, the pixel is expected to be (externally) reset immediately before each bunch train commences, and automatically per local hit event during the bunch train.



A minimum of 1.2 microseconds should be allowed from powering-up / enabling the preSample pixel before it is ready for normal operation. The initial power-up and reset sequence allows time for the amplifier outputs to settle in reset, and then again once the reset has been released due to some small charge injection. A shorter "in-service" reset pulse (as generated internally) may be used if the pixel has not been disabled. Both reset timings are illustrated in the diagram below:

An error in the reset sample occurs if the shaper output is given insufficient time to settle following a reset. Before the bunch train commences this period may be longer, but during bunch train operation this time represents dead time when the pixel would not "see" a hit; therefore the timing has been optimised.

The self-generated Shaper Reset must be set to the bunch crossing rate (and corresponding logic clocking rate) since the Hit Output must be synchronsised to the logic. All other timings may be adjusted for optimisation: External signal timings may be controlled from FPGA/sequencer, while internal pixel timings by bias reference currents (see section # [bias currents]).



The table below gives minimum and recommended timings for the diagram above.

Parameter	Description	Minimum	Min (Preferred)	Typical
		(target 150ns bunch crossing rate)	(target 150ns bunch crossing rate)	(target 300ns bunch crossing rate
tO	Diode reset transistor connected to Vrst	150ns	150ns	150ns
t1	Shaper reset duration	150ns	150ns	300ns
t2	Extension of sample reset pulse beyond release of shaper reset to allow output settling.	300ns	450ns	600ns
	Total dead time after hit	450ns	600ns	900ns

The preferred timings for 150ns bunch crossing rate should yield reduced error in the reset sample, at the cost of the pixel being "blind" for one extra bunch crossing.

3.4 INITIALISE LOGIC FOR BUNCH TRAIN



In order to properly apply the reset to the row-controller internal shift register, the INIT signal should asserted (internally this is enables the local phi2 signal to the shift register cells).

The FWD signal must be set to "forward" during reset, and should be left in the "forward" direction for the duration of the free-running bunch train operation.

The LATCHSAFEB signal should be released ready for hit capture using HOLDB

3.5 BUNCH TRAIN OPERATION (HIT CAPTURE)

During bunch trains, the column logic operates in a "free-running" mode synchronised to the bunch crossing rate. For each bunch crossing, the sequence illustrated below is executed in the time available. Logic whose pixels have registered a hit will use these "free-running" signals to record the hit data and administer their SRAM memory banks accordingly.



The order of MUX_ADDRESS is not important, provided a GRAY code scheme is used.

To achieve the full sequence in 150ns will require precise timing of signals at ~50Mhz. This may require some tuning in the early stages of sensor testing. (Initially, some of the gray codes may be omitted while correct logic behaviour is verified).

3.6 INITIALISE LOGIC FOR READOUT

The row control logic must be initialised for readout following a bunch train. This is also the natural time to "park" the latch circuits in a safe state.

3.6.1 ROW CONTROLLER INITIALISATION

The row controller should be set to the "backward" direction and advanced one clock cycle with "INIT" asserted.



The FWDB signal should be left in the "backward" direction for the duration of the readout.

3.6.2 LATCH SAFE MODE

The latch circuit uses dynamic storage nodes, which when not clocked will leak over long periods (milliseconds). To avoid high currents while these nodes deteriorate, a latch safe-mode circuit was implemented.

The HOLDB and LATCHSAFE signals should be set according to the table below.

	HOLDB	LATCHSAFE
Inactive: Safe State	0	1

3.7 DATA READOUT

The sensor readout operates independently in the four columns, but the data output is multiplexed such that one column may output data at a time.



The recommended readout scheme addresses a single column at a time. The read enable signal is asserted (and held) for the active column and the row controllers are clocked in "backward" direction. The read enable signal propagates (by combinational logic) to the first valid register: that register is immediately enabled for read access, and after a short sensing delay is available at the sensor pins via the multiplexer. On each subsequent clock cycle, the read-enable signal propagates up the column to the next valid register until it emerges at the corresponding ORE (onward-read-enable) output. When the ORE output is flag is seen, column readout is complete, and the next column may be read in the same way.



4. SENSOR TESTING

A variety of test features and procedures are summarised in this section: This is not an exhaustive list of the tests that may be required during initial verification process.

4.1 HIT OVERRIDE

An external control signal "OVERRRIDEB" allows false hits to be generated at the input to the row control logic. This allows for verification of the logic independent of pixel activity.

Pin: OVERRIDEB	Circuit behaviour
0	Standard row-logic operation, only hit signals from pixels will be stored in local SRAMs.
1	Override mode: Pixel hits are ignored, and stored regardless of state.

In override mode, every bank of pixels (for each of the 7 MUX addresses) will be seen to have a hit and will therefore be stored as a pattern of hits. The hit pattern that is stored is the actual state of the pixel hit signals (which may be useful for diagnostic/initial testing).

Note that the memory banks will fill up very quickly in override mode: For one bunch-train crossing cycle, 7 banks of pixels are interrogated, and will therefore fill 7 of the available 19 SRAM memory banks. Therefore in the third cycle the memory will overflow.

This feature is particularly useful to verify many parts of the logic, including the full readout chain, the propagation of read-enable signal along the full length of the column, proving the row address space is unique and complete, checking the overflow and ORE outputs function correctly.

If in normal operation the sensor memory fills up unexpectedly quickly or is populated with hit patterns of zeros then the polarity/setting of this override pin should be checked!

4.2 DEBUG OUTPUTS

Some key control signals are available to probe as outputs from the ASIC1 sensor. These signals have been distributed and re-buffered on-chip along one particular column. They may be of interest to compare the relative timing of critical signals as seen inside the logic. These signals are not necessary for normal operation of the sensor, and therefore are likely to be available at PCB test-points only.

Pin Name	Description	
DEBUG12_MA0	Row control Mux Address Bit 0	
DEBUG34_RST	Row control reset signal	
DEBUG34_P3B	Row control phi3 clock	
DEBUG34_P2B	Row control phi2 clock	
DEBUG34_P1B	Row control phi1 clock	

4.3 OVERFLOW FLAG

The sensor is designed with a simple flag to indicate when the column SRAM memory banks are full. The overflow flag is a wired-or of the local overflow signal in each row, and is separated for each pixel variant.

Overflow Signal	Pixel Architecture	Pixel Variant
OF1	nreShane	① (BTTBBTTB)
OF2		© (TBTBBTTB)
OF3	nreSample	③ (BTBTTB)
OF4	presample	④ (BTTBTB)

The overflow flag will rise on the first occurrence of a row-controller filling its memory: Other rows will continue to operate normally, but no further indication of the total memory used is available. The rows that reach this full memory status will correctly store and read back the first 19 hits that occurred; any subsequent hit data is discarded.

Specific overflow location information is not available, but may be deduced by switching to readout immediately after the flag goes high, and searching for the row address that appears the maximum (19) times.

4.4 PIXEL TEST STRUCTURES

Pixels of the preSample architecture, and both variant were added in the periphery of the chip with (buffered) access to internal analog nodes. The PCB includes a notch to allow rear illumination by laser during initial testing: location and orientation information is given below:



4.4.1 QUICK REFERENCE TABLE

Test pixel	Schematic Cell Name *	Pixel Variant	Related Inputs	Related Outputs
-	Pixel_presampleBTTBTB _test_setof3	-	-	-
A	Pixel_presampleBTBTTB _test_LIVE2	preSample ④ (BTTBTB)	DEBUG_RST200 DEBUG_RST600 DEBUG_VTH+ DEBUG_VTH- DEBUG_TRIM[3:0]	DEBUG_SIGVAL2 DEBUG_RSTVAL2 DEBUG_HIT_OUT2
В	Pixel_presampleBTTBTB _test_LIVE	preSample ③ (BTBTTB)	DEBUG_RST200 DEBUG_RST600 DEBUG_VTH+ DEBUG_VTH- DEBUG_TRIM[3:0]	DEBUG_SIGVAL1 DEBUG_RSTVAL1 DEBUG_COMPN_OUT DEBUG_COMPN_OUTB DEBUG_HIT_OUT1
С	Pixel_presampleBTTBTB _test_OTHR	preSample ③ (BTBTTB)	DEBUG_HITIN DEBUG_VTH+ DEBUG_VTH- DEBUG_TRIM[3:0]	DEBUG_HIT200 DEBUG_HIT600

* Note that the schematic cell view names should not be used as reference for determining the pixel variant that is implemented in the layout. The information in the third column has been verified in the final layout views as correct.

4.4.2 TEST PIXEL A

Partial analog probing of pixel variant B is available in this pixel – the internal comparator nodes are not available. The monostable circuits are disabled so that the pixel does not "self-reset" which allows the full analog signal pulse to develop for full analog characterisation of a wide variety of input stimulus. The external resets are required to reset the pixel prior to the next test input.



The biasing of all active circuits in the test pixels is shared with the rest of the preShape pixel array.

Analog nodes in the test pixels are buffered in the pixel with a small nmos source-follower circuit, and then again at the pad with a high drive strength pmos source follower, designed for a 20pF maximum load.

4.4.3 TEST PIXEL B

Full analog probing of pixel variant ③ is available in this pixel to see both signal and reset value lines, intermediate and final comparator outputs. The monostable circuits are disabled so that the pixel does not "self-reset" which allows the full analog signal pulse to develop for full analog characterisation of a wide variety of input stimulus. The external resets are required to reset the pixel prior to the next test input.



4.4.4 TEST PIXEL C

The analog activity in this pixel is of no interest, but the front end is biased and will respond to charge as any other pixel does. The comparator output is masked, and disconnected from the monostable circuits. A debug input and two outputs allow both monostables to be probed so their pulsed output can be characterised and adjusted.

The monostable circuits may be stimulated to observe any coupling to a neighbouring pixel occurs due to the logic processes in the pixel, independent of any activity in the analog front end, or charge collection.

