
## Recent progress

Jamie 29<sup>th</sup> Feb 08

# Shapers


# Samplers



What we got

# Shapers


# Samplers




What we expect

# Shapers

# Samplers



## Manual Threshold Scan




To check there are no ill-effects from driving the threshold directly with the DACs, some PCB pins were lifted and the global VTH lines driven from a power supply.

(The number of hits was estimated from the typical time between ORE2 and ORE3 observed on the logic analyser)

Sensor 16 (5um epi + DPW)


DAC pins were re-attached and an automated scan performed for comparison



### Threshold Behaviour

Test command: { diodeDrive 20 10 5 2600 2563 } injects a signal into the test pixel that gives a ~210mV step response, ie similar to Fe55 peak. The threshold is scanned (manually) and the output of the comparator observed with respect to the input: The value of (signal-reset) is plotted when the comparator fires.

#### Switching point for a "Fe55" signal




Doesn't show the upper range of the threshold, just how it detects a "Fe55-like" signal


### **Threshold Behaviour**

Test command: { diodeDrive 20 10 5 2600 2563 } injects a signal into the test pixel that gives a ~210mV step response, ie similar to Fe55 peak. The threshold is scanned (manually) and the output of the comparator observed (by eye) on the oscilloscope: An estimate is made of the correct operation of the comparator (a value >0% and <100% indicates noise on the comparator output)


#### Test pixel threshold Scan with "Fe55" signal



## Threshold Common-Mode




## Some different masks




## Jumper options


- J23: Substrate
  - GNDA (analog, default)
  - GNDD (digital)
  - NONE (floating)
- J24: VRST
  - VDDA1V8pix (default)
  - DAC
- Au BASE PLATE
  - Floating
  - Grounded



## Substrate connection J23



## Vrst connection J24



## Base plate grounding

