


TPAC1.1 progress

Jamie C

4th June 2008


Original pixel layout



- $C_{\text{diode}} = 11.4 \text{ fF}$


(Current) New Pixel Layout

- Adjusted path to diodes
 - Adjusted guard ring to path
 - Compacted resistor layout
 - Compacted monostable layout
 - Separated monostable power supply from dco power net
 - New SRAM layout + 2 bits
 - 2 extra trim bits (33 transistors)
-
- $C_{\text{diode}} = 12.06 \text{ fF}$
-
- Some connecting routing to do
 - Some LVS and DRC still to do
-
- Internal analog parts untouched




New pixel NW/DPW layout

- Same DPW shape as TPAC1
- New SRAM cells do just fit within design rules




preShape GAIN

TPAC1






Same resistor dimensions

TPAC1.1



- Two self-consistent possibilities
- Was not picked up in TPAC1 design
 - Calibre not used for LVS
 - No explicit cross-check of resistor dimensions
- Reported to foundry – awaiting comment
- The only hi-res poly resistors in the design are in preShape pixels

Effect of smaller resistance



Ignore: ymax formula picks up reset injection from elsewhere in simulation

Summary

	Original Design	Reduced-value resistors
Ideal simulation: Gain	140 μ V/e-	99 μ V/e-
Ideal simulation: Noise	3.94mV	3.18mV
	26e-	32.1e-
Signal to noise (250e- in pixel corner)	9.6	7.8

Lengthening the resistor?

VERY APPROXIMATE ESTIMATES!

- Retain 7 bits SRAM + 6 bits trim
 - Additional $\sim 0.9\text{M}\Omega$ in remaining space $\rightarrow 3.6\text{M}\Omega$
- Drop to 6 bits of SRAM + 5 bits trim
 - May be possible (subject to routing) $\rightarrow 4\text{M}\Omega$
- Original 5 bits of SRAM + 4 bits trim
 - $4\text{M}\Omega$ resistor possible ✓

Pixel Coupling Theories

- (2nd) Comparator & Monostable share power supply VDD1V8dco
- Possible coupling from monostable of one pixel to comparator of next (causing comparator to switch)
- If this is true... the coupling effect might show a dependence on IOUTBIAS12... 5k variable resistor instead of T1 mod... (nom value 2k2)
- VDD1V8mso power net is now unused (preSample pixels only)
 - this could be re-used in TPAC1.1 to separate those comparator & monostable supplies

Hi-Res Epi

(w.r.t. the sensor electronics)

- More signal, faster collection etc...
- DPW required under all circuits to avoid redesign with larger nwell spacing rules
 - Circuit operation should be unaffected by DPW
 - Charge deposited anywhere will collect at edge pixels
- Place a NWEELL guard ring around the pixels
 - Collect charge deposited elsewhere
 - Slight edge effect to array should be limited to outer-most pixels
 - Separate pins (can re-use VRST net) can be used to monitor current
 - Quick evaluation suggests there is room for such a guard ring
 - Not in array centre?

Guard Ring Feasibility

