




For Noise Measurement:



pulse train (8) with individually settable pulse heights



Diode reset pulsed once at start




RAL Microelectronics Group	
Project	Tero-Fixe APS for CALICE
Library Name	calice_circuits
Block Name	simplest_presampleleft_miphit
Last QA Review	
Last Changed	Nov 15 11:58:19 2006

For Noise Analysis:

=====


- Drive diode with voltage source, not reset transistor
- Replace shaper feedback resistor with 10ohm resistor
- Disconnect current sources from diode node



For Noise Analysis:

=====

- Drive diode with voltage source, not reset transistor
- Replace shaper feedback switch with 10ohm resistor
- Disconnect current sources from diode node



900nA

250 fF


1.3uA

1.2uA

200 fF

RAL Microelectronics Group	
Project	Tero-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixel_presamplerRTsimplified_Filtered2
Last QA Review	
Last Changed	Nov 15 10:45:27 2006

RST
RSTB




RAL Microelectronics Group

Project	Tera-Pixel APS for CALICE
Library Name	caliceRT
Block Name	sw1_NOINJ_18
Last QA Review	
Last Changed	Oct 13 10:05:15 2006

VSS

VDD



differential (10s of mV)
hit signal wired across
to_pmos comparator at r
logic

250nA

250nA

RAL Microelectronics Group


Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	comp_ddmos_pix
Last QA Review	
Last Changed	Oct 17 09:27:22 2006

<<<<< AT ROW LOGIC >>>>>

VDD

500nA 250nA

VSS



RAL Microelectronics Group


Project Tera-Pixel APS for CALICE

Library Name calice_circuits

Block Name comp_ddpmos_pix

Last QA Review

Last Changed Oct 16 18:10:12 2006



RAL Microelectronics Group

Project Tera-Pixel APS for CALICE

Library Name calice_feasibility


Block Name logic_inv_x1

Last QA Review


Last Changed Sep 28 11:46:11 2006

Pixel SF


Preamplifier Bias




VDDA
VSSA
Enable
EnableB



Out SF



Comparator



Project	Tera-Pixel APS for CALICE
Library Name	calice_feasibility
Block Name	pixbias_prismpIRT_arr
Last QA Review	
Last Changed	Oct 18 14:29:36 2006



ARRAY CIRCUITS

RAL Microelectronics Group


VDDA
VSSA

Preamplifier Bias


Pixel SF



Out SF




Comparator Bias



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasibility
Block Name	pixbias_prismPIRT_col
Last QA Review	
Last Changed	Oct 18 14:29:55 2006


COLUMN CIRCUITS

Pixel SF




VDDA
VSSA



Out SF



Preamp




Comparator Bias




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasibility
Block Name	pixbias_prismpIRT_sim
Last QA Review	
Last Changed	Oct 18 15:09:53 2006

Pixel reset point ~1v
for hard reset



Vdcpoint = 1.0v nom.

VdcThreshold = Vdcpoint - Vth (35mV nom)



Preamp cascode
voltage 1.5V nom.

RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasibility
Block Name	pixbias_voltages_RT
Last QA Review	
Last Changed	Oct 18 15:31:09 2006