

RAL Microelectronics Group	
Project	Tero-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	sim_comp_doublediff3
Last QA Review	
Last Changed	Nov 30 10:17:18 2006







# Preamplifier Bias

VDDA  
VSSA


SF



# Diff Shaper Bias



# Comparator Bias




# COLUMN CIRCUITS

RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixbias_preshcm_col_new
Last QA Review	
Last Changed	Nov 24 10:15:43 2006


# Preamp Bias

SF


VDDA  
VSSA  
Enable  
EnableB



# Comparator



# Diff Shaper Bias



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixbias_pristm_arr_new
Last QA Review	
Last Changed	Oct 16 18:12:18 2006




# ARRAY CIRCUITS

# Preamp

# SF





VDDA

VSSA




# Diff Shaper Bias

# Comparator Bias




RAL Microelectronics Group	
Project	Tero-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixbias_prshcm_sim_new
Last QA Review	
Last Changed	Oct 16 18:12:59 2006



RAL Microelectronics Group

Project	Tera-Pixel APS for CALICE
Library Name	calice_feasibility
Block Name	logic_inv_x1
Last QA Review	
Last Changed	Sep 28 11:46:11 2006



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	column_load_1bit
Last QA Review	
Last Changed	Sep 28 14:10:30 2006