



# MAPS ECAL



 **SiD Workshop**  
RAL 14-16 Apr 2008

Nigel Watson  
Birmingham University

- Overview
- Testing
- Summary





For the CALICE MAPS group

J.P.Crooks, M.M.Stanitzki, K.D.Stefanov, R.Turchetta, M.Tyndel, E.G.Villani  
(STFC-RAL)


J.A.Ballin, P.D.Dauncey, A.-M.Magnan, M.Noy (Imperial)  
Y.Mikami, T.Martin, O.D.Miller, V.Rajovic, NKW, J.A.Wilson (Birmingham)

# MAPS ECAL: basic concept





- How small?
  - EM shower core density at 500GeV is  $\sim 100/\text{mm}^2$
  - Pixels must be  $< 100 \times 100 \mu\text{m}^2$
  - Our baseline is  $50 \times 50 \mu\text{m}^2$
  - Gives  $\sim 10^{12}$  pixels for ECAL - "Tera-pixel APS"

- Swap  $\sim 0.5 \times 0.5 \text{ cm}^2$  Si pads with **small pixels**
  - "Small" := at most one particle/pixel
  - 1-bit ADC/pixel, i.e. **Digital ECAL**



# TPAC1 overview

- 8.2 million transistors
- 28224 pixels; 50  $\mu\text{m}$ ; 4 variants
- Sensitive area 79.4mm<sup>2</sup>
- Four columns of logic+SRAM
  - ▶ Logic columns serve **42 pixel “region”**
  - ▶ Hit locations & (13 bit) timestamps
  - ▶ **Local SRAM**
  - ▶ **11% deadspace for readout/logic**
- Data readout
  - ▶ Slow (<5 MHz) - train buffer
  - ▶ Current sense amplifiers
  - ▶ Column multiplex
  - ▶ 30 bit parallel data output



# TPAC1 overview

- 8.2 million transistors
- 28224 pixels; 50 µm; 4 variants


■ Sensitive area 79.4mm<sup>2</sup>

■ Four **columns of logic+SRAM**

- ▶ Logic columns serve **42 pixel “region”**
- ▶ Hit locations & (13 bit) timestamps
- ▶ **Local SRAM**
- ▶ **11% deadspace for readout/logic**

■ Data readout


- ▶ Slow (<5 MHz) - train buffer
- ▶ Current sense amplifiers
- ▶ Column multiplex
- ▶ 30 bit parallel data output



# Beam background


- Beam-beam interaction by GUINEAPIG
- LDC01sc (Mokka)
- 2 machine scenarios :
  - ▶ 500 GeV baseline,
  - ▶ 1 TeV high luminosity

Repeat in SiD01,  
verify optimisation



SiD Workshop, RAL, 15-Apr-2008

purple = innermost endcap radius  
500 ns reset time  $\pm$  ~ 2% inactive pixels



# Progress with sensor tests

SID Workshop  
SLAC January 2008


## Sensor testing



- Started testing program using several set-ups
  - Laser setup
    - analog characteristics
    - Pixel tests
  - Source runs with  $^{55}\text{Fe}$  and  $^{90}\text{Sr}$
  - Test beam
  
- Work ongoing to test uniformity of threshold and gain
- Report today on testbeam

# MAPS testbeam

- Desy 10-17 Dec. 2007 (or + 9 months)
  - ▶ Extremely tight schedule...
- 4 sensors, PMT pair
  - ▶ 3, 6 GeV e<sup>-</sup>
  - ▶ With/without W pre-shower material
  - ▶ Threshold scans
- Design allows to cope with pixel-to-pixel variations
  - ▶ Foreseen to calibrate channel-by-channel (no built in calib<sup>n</sup>)
- As we had
  - ▶ Moderate pixel-pixel variations
  - ▶ Insufficient time before beam test
- Forced to set high threshold to keep noise/rate acceptable for reliable operation
  - ▶ Ran without problems for whole run
- Will not quote efficiency today



J. A. Ballin

MAPS – Beam Test: tracking efficiencies

# USB\_DAQ crate



Science & Technology Facilities Council  
Rutherford Appleton Laboratory

7

Marcel Stanitzki

# Experimental area




Science & Technology Facilities Council  
Rutherford Appleton Laboratory


8

Marcel Stanitzki


# PMT trigger



# Sensor setup in testbeam



# Concentrate on shapers




Concentrate on a single pixel variant  
“Like-with-like” comparison  
Two overlapping layers

# Strategy

- Want to start with the highest purity sample we can
- Scintillators behaviour “not optimal”
- Ensure sensor hits genuine
  - ▶ Use clusters of hits initially, not single pixels
- Can we match clusters between sensors?


# Clustering



# Timestamp within train


hTimestampsWithClustersS2

Sensor #2



hTimestampsWithClustersS8


Sensor #8



- Basic data validity check
- Clusters uniform in timestamp within train
- Indicates buffers not saturating


# Layer-layer correlations: x

hThroughTrackXOffset




# Layer-layer correlations: y

hThroughTrackYOffset




# Layer-layer alignment

hThroughTrackXDifference



hThroughTrackYDifference



- Look at absolute offset of the matched cluster on S8 with respect to S2's coordinate system.
- Find strongly correlated offset of **(3,4)** pixels.
- Most likely cause, relative sensor alignment.
- Still, taking all equipment setup into account a, 250  $\mu\text{m}$  offset is **very good!**

# Summary


- MAPS ECAL: alternative to baseline design (analogue SiW)
  - ▶ Multi-vendors, cost/performance gains
  - ▶ New INMAPS deep p-well process (optimise charge collection)
  - ▶ Four architectures for sensor on first chips
  - ▶ Tests of sensor performance ongoing
  - ▶ Physics benchmark studies to evaluate performance relative to standard analogue Si-W designs for SiD (also ILD)

## Future plans

- Recognised as “generic” sensor technology with “generic” applications
- Much interest to continue development of concept for ECAL
  - ▶ Including for SiD
- Systematic studies of pixel to pixel gain and threshold variations
  - ▶ Absolute gain calibration
  - ▶ Second sensor...


# Backup/spares

# Tracking calorimeter




# CALICE INMAPS TPAC1

First round, four architectures/chip  
(common comparator+readout logic)



4 diodes  
Ø 1.8 µm

Architecture-specific  
analogue circuitry





INMAPS process: deep p-well  
implant 1 µm thick under electronics  
n-well, improves charge collection

# Device level simulation




- Physics data rate low – noise dominates
- Optimised diode for
  - ▶ Signal over noise ratio
  - ▶ Worst case scenario charge collection
  - ▶ Collection time

— 0.9  $\mu\text{m}$   
— 1.8  $\mu\text{m}$   
— 3.6  $\mu\text{m}$



# Attention to detail 1: digitisation

Digital ECAL, essential to simulate  
charge diffusion, noise, in G4 simulations



[J.Ballin/A-M.Magnan]

# System considerations

- A Tera-Pixel ECAL is challenging
- Benefits
  - ▶ No readout chips
  - ▶ CMOS is well-known and readily available
  - ▶ Ability to make thin layers
- Current sources of concern
  - ▶ DAQ needs
  - ▶ Power consumption/Cooling

# DAQ requirements


- $O(10^{12})$  channels are a lot ...
- Physics rate is not the limiting factor
- Beam background and Noise will dominate
- Assuming 2625 bunches and 32 bits per Hit
  - ▶  $10^6$  Noise hits per bunch
  - ▶  $\sim O(1000)$  Hits from Beam background per bunch  
(estimated from GuineaPIG)
- Per bunch train
  - ▶  $\sim 80$  Gigabit / 10 Gigabyte
  - ▶ Readout speed required 400 Gigabit/s
  - ▶ CDF SVX-II can do 144 Gigabit/s already

# Cooling and power

- Cooling for the ECAL is a general issue
- Power Savings due to Duty Cycle (1%)
- Target Value for existing ECAL ASICS
  - ▶  $4 \mu\text{W}/\text{mm}^2$
- Current Consumption of MAPS ECAL:
  - ▶  $40 \mu\text{W}/\text{mm}^2$  depending on pixel architecture
  - ▶ TPAC1 not optimized at all for power consumption
- Compared to analog pad ECAL
  - ▶ Factor 1000 more Channels
  - ▶ Factor 10 more power
- Advantage: Heat load is spread evenly

# Thermal properties


## Orientation: Chip top view



[Marcel Stanitzki]


# Physics simulation

- MAPS geometry implemented in Geant4 detector model (Mokka) for LDC detector concept
- Peak of MIP Landau stable with energy
- Definition of energy:  $E \propto N_{\text{pixels}}$
- Artefact of MIPS crossing boundaries
  - ▶ Correct by clustering algorithm
- Optimal threshold (and uniformity/stability) important for binary readout



SiD Workshop, RAL, 15-Apr-2008


Threshold (keV)



Nigel Watson / Birmingham

# The CALICE TPAC1

- 50x50  $\mu\text{m}$  cell size
- Comparator per pixel
- Capability to mask individual pixels



- 4 Diodes for ~uniform response w.r.t threshold
- 13 bit time stamp (>8k bunches individually tagged)
- Hit buffering for entire bunch train (~ILC occupancy)
- Threshold adjustment for each pixel
- Usage of INMAPS (deep-p well) process

[Marcel Stanitzki]